Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20070273041 A1
Publication typeApplication
Application numberUS 11/839,561
Publication date29 Nov 2007
Filing date16 Aug 2007
Priority date21 Dec 1998
Also published asUS6965165, US7294870, US7294871, US7329954, US7358610, US7368376, US7372085, US7372155, US7382058, US7384864, US7385291, US7385292, US7388292, US7396756, US7397135, US7422976, US7425764, US7442969, US7456100, US7465975, US7482693, US7863654, US7884479, US7999384, US8022545, US8415800, US8471384, US8531038, US20030170934, US20050200023, US20050208757, US20050245067, US20050260849, US20050266612, US20060012049, US20060043594, US20060051955, US20070262455, US20070262456, US20070262457, US20070262458, US20070262459, US20070262460, US20070267714, US20070273032, US20070273033, US20070273034, US20070273035, US20070273036, US20070273037, US20070273038, US20070273039, US20070273040, US20070278679, US20070278684, US20070278685, US20070278686, US20070278687, US20070278688, US20070278689, US20070278690, US20070278691, US20070281458, US20070281463, US20070281467, US20070281468, US20070284739, US20070284750, US20070284751, US20070284752, US20070284753, US20070288880, US20070290348, US20070290349, US20070290350, US20070290351, US20070290352, US20070290353, US20070290354, US20070290355, US20070290356, US20070290357, US20070290358, US20070290368, US20070293036, US20070293037, US20080048329, US20080050913, US20080083987, US20080083988, US20080142980, US20080142981, US20080146020, US20090045516
Publication number11839561, 839561, US 2007/0273041 A1, US 2007/273041 A1, US 20070273041 A1, US 20070273041A1, US 2007273041 A1, US 2007273041A1, US-A1-20070273041, US-A1-2007273041, US2007/0273041A1, US2007/273041A1, US20070273041 A1, US20070273041A1, US2007273041 A1, US2007273041A1
InventorsMou-Shiung Lin
Original AssigneeMou-Shiung Lin
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Top layers of metal for high performance IC's
US 20070273041 A1
Abstract
A method of closely interconnecting integrated circuits contained within a semiconductor wafer to electrical circuits surrounding the semiconductor wafer. Electrical interconnects are held to a minimum in length by making efficient use of polyimide or polymer as an inter-metal dielectric thus enabling the integration of very small integrated circuits within a larger circuit environment at a minimum cost in electrical circuit performance.
Images(10)
Previous page
Next page
Claims(20)
1. An integrated circuit chip comprising:
a silicon substrate;
multiple devices in and on said silicon substrate;
a first dielectric layer over said silicon substrate;
a first metallization structure over said first dielectric layer, wherein said first metallization structure is connected to said multiple devices, and wherein said first metallization structure comprises a first metal layer and a second metal layer over said first metal layer, wherein said first metallization structure comprises a contact point comprising electroplated copper;
a second dielectric layer between said first and second metal layers;
a passivation layer over said first metallization structure and over said first and second dielectric layers, a first opening in said passivation layer exposing said contact point, wherein said passivation layer comprises a topmost nitride layer of said integrated circuit chip and a topmost oxide layer of said integrated circuit chip; and
a second metallization structure comprising a metal contact over said contact point and a wirebonding interconnect pad over said metal contact, wherein said metal contact comprises aluminum.
2. The integrated circuit chip of claim 1 further comprising a polymer layer on said passivation layer, wherein a second opening in said polymer layer is over said contact point.
3. The integrated circuit chip of claim 2, wherein said polymer layer has a thickness between 2 and 30 microns.
4. The integrated circuit chip of claim 2, wherein said polymer layer comprises polyimide.
5. The integrated circuit chip of claim 2, wherein said polymer layer comprises benzocyclobutene (BCB).
6. The integrated circuit chip of claim 1, wherein said wirebonding interconnect pad comprises electroplated copper.
7. The integrated circuit chip of claim 1, wherein said wirebonding interconnect pad comprises an electroplated metal.
8. The integrated circuit chip of claim 1, wherein said wirebonding interconnect pad comprises an electroless metal.
9. The integrated circuit chip of claim 1, wherein said wirebonding interconnect pad comprises tungsten.
10. The integrated circuit chip of claim 1, wherein said wirebonding interconnect pad comprises chromium.
11. The integrated circuit chip of claim 1, wherein said topmost nitride layer has a thickness between 0.5 and 2 microns.
12. The integrated circuit chip of claim 1, wherein said topmost nitride layer is over said topmost oxide layer.
13. An integrated circuit chip comprising:
a silicon substrate;
multiple devices in and on said silicon substrate;
a first dielectric layer over said silicon substrate;
a first metallization structure over said first dielectric layer, wherein said first metallization structure is connected to said multiple devices, and wherein said first metallization structure comprises a first metal layer and a second metal layer over said first metal layer, wherein said first metallization structure comprises a contact point comprising electroplated copper;
a second dielectric layer between said first and second metal layers;
a passivation layer over said first metallization structure and over said first and second dielectric layers, a first opening in said passivation layer exposing said contact point, wherein said passivation layer comprises a topmost nitride layer of said integrated circuit chip and a topmost oxide layer of said integrated circuit chip;
a second metallization structure comprising a metal contact over said contact point and a pad over said metal contact, wherein said metal contact comprises aluminum, and said pad comprises an electroplated metal; and
a solder bump over said pad.
14. The integrated circuit chip of claim 13 further comprising a polymer layer on said passivation layer, wherein a second opening in said polymer layer is over said contact point.
15. The integrated circuit chip of claim 14, wherein said polymer layer has a thickness between 2 and 30 microns.
16. The integrated circuit chip of claim 14, wherein said polymer layer comprises polyimide.
17. The integrated circuit chip of claim 14, wherein said polymer layer comprises benzocyclobutene (BCB).
18. The integrated circuit chip of claim 13, wherein said electroplated metal of said pad comprises copper.
19. The integrated circuit chip of claim 13, wherein said topmost nitride layer has a thickness between 0.5 and 2 microns.
20. The integrated circuit chip of claim 13, wherein said topmost nitride layer is over said topmost oxide layer.
Description
  • [0001]
    This application is a continuation of application Ser. No. 11/230,102, filed on Sep. 19, 2005, now pending, which is a continuation of application Ser. No. 11/121,477, filed on May 4, 2005, now pending, which is a continuation of application Ser. No. 10/389,543, filed on Mar. 14, 2003, now U.S. Pat. No. 6,965,165, which is a division of application Ser. No. 09/972,639, filed on Oct. 9, 2001, now U.S. Pat. No. 6,657,310, which is a division of application Ser. No. 09/251,183, filed on Feb. 17, 1999, now U.S. Pat. No. 6,383,916, which is a continuation-in-part of application Ser. No. 09/216,791, filed on Dec. 21, 1998, now abandoned.
  • BACKGROUND OF THE INVENTION
  • [0002]
    (1) Field of the Invention
  • [0003]
    The invention relates to the manufacturing of high performance Integrated Circuit (IC's), and more specifically to methods of achieving high performance of the Integrated Circuits by reducing the parasitic capacitance and resistance of inter-connecting wiring on a chip.
  • [0004]
    (2) Description of the Prior Art
  • [0005]
    When the geometric dimensions of the Integrated Circuits are scaled down, the cost per die is decreased while some aspects of performance are improved. The metal connections which connect the Integrated Circuit to other circuit or system components become of relative more importance and have, with the further miniaturization of the IC, an increasingly negative impact on the circuit performance. The parasitic capacitance and resistance of the metal interconnections increase, which degrades the chip performance significantly. Of most concern in this respect is the voltage drop along the power and ground buses and the RC delay of the critical signal paths. Attempts to reduce the resistance by using wider metal lines result in higher capacitance of these wires.
  • [0006]
    To solve this problem, the approach has been taken to develop low resistance metal (such as copper) for the wires while low dielectric materials are used in between signal lines. Increased Input-Output (IO) combined with increased demands for high performance IC's has led to the development of Flip Chip Packages. Flip-chip technology fabricates bumps (typically Pb/Sn solders) on Al pads on chip and interconnect the bumps directly to the package media, which are usually ceramic or plastic based. The flip-chip is bonded face down to the package medium through the shortest path. These technologies can be applied not only to single-chip packaging, but also to higher or integrated levels of packaging in which the packages are larger and to more sophisticated substrates that accommodate several chips to form larger functional units.
  • [0007]
    The flip-chip technique, using an area array, has the advantage of achieving the highest density of interconnection to the device and a very low inductance interconnection to the package. However, pre-testability, post-bonding visual inspection, and TCE (Temperature Coefficient of Expansion) matching to avoid solder bump fatigue are still challenges. In mounting several packages together, such as surface mounting a ceramic package to a plastic board, the TCE mismatch can cause a large thermal stress on the solder-lead joints that can lead to joint breakage caused by solder fatigue from temperature cycling operations.
  • [0008]
    U.S. Pat. No. 5,212,403 (Nakanishi) shows a method of forming wiring connections both inside and outside (in a wiring substrate over the chip) for a logic circuit depending on the length of the wire connections.
  • [0009]
    U.S. Pat. No. 5,501,006 (Gehman, Jr. et al.) shows a structure with an insulating layer between the integrated circuit (IC) and the wiring substrate. A distribution lead connects the bonding pads of the IC to the bonding pads of the substrate.
  • [0010]
    U.S. Pat. No. 5,055,907 (Jacobs) discloses an extended integration semiconductor structure that allows manufacturers to integrate circuitry beyond the chip boundaries by forming a thin film multi-layer wiring decal on the support substrate and over the chip. However, this reference differs from the invention.
  • [0011]
    U.S. Pat. No. 5,106,461 (Volfson et al.) teaches a multi layer interconnect structure of alternating polyimide (dielectric) and metal layers over an IC in a TAB structure.
  • [0012]
    U.S. Pat. No. 5,635,767 (Wenzel et al.) teaches a method for reducing RC delay by a PBGA that separates multiple metal layers.
  • [0013]
    U.S. Pat. No. 5,686,764 (Fulcher) shows a flip chip substrate that reduces RC delay by separating the power and I/O traces.
  • SUMMARY OF THE INVENTION
  • [0014]
    It is the primary objective of the present invention to improve the performance of High Performance Integrated Circuits.
  • [0015]
    Another objective of the present invention is to reduce resistive voltage drop of the power supply lines that connect the IC to surrounding circuitry or circuit components.
  • [0016]
    Another objective of the present invention is to reduce the RC delay constant of the signal paths of high performance IC's.
  • [0017]
    Yet another objective of the present invention is to facilitate the application of IC's of reduced size and increased circuit density.
  • [0018]
    Yet another objective of the present invention is to further facilitate and enhance the application of low resistor conductor metals.
  • [0019]
    Yet another objective of the present invention is to allow for increased I/O pin count for the use of high performance IC's.
  • [0020]
    Yet another objective of the present invention is to simplify chip assembly by reducing the need for re-distribution of I/O chip connections.
  • [0021]
    Yet another objective of the present invention is to facilitate the connection of high-performance IC's to power buses.
  • [0022]
    Yet another objective of the present invention is to facilitate the connection of high-performance IC's to clock distribution networks.
  • [0023]
    Yet another objective of the present invention is to reduce IC manufacturing costs by allowing or facilitating the use of less expensive process equipment and by accommodating less strict application of clean room requirements, this as compared to sub-micron manufacturing requirements.
  • [0024]
    Yet another objective of the present invention is to be a driving force and stimulus for future system-on-chip designs since the present invention allows ready and cost effective interconnection between functional circuits that are positioned at relatively large distances from each other on the chip.
  • [0025]
    Yet another objective of the present design is to form the basis for a computer based routing tool that automatically routes interconnections that exceed a pre-determined length in accordance with the type of interconnection that needs to be established.
  • [0026]
    The present invention adds one or more thick layers of dielectric and one or more layers of wide metal lines on top of the finished device wafer. The thick layer of dielectric can, for example, be of polyimide or benzocyclobutene (BCB) with a thickness of over, for example, 3 um. The wide metal lines can, for instance, be of aluminum or electroplated copper. These layers of dielectric and metal lines can be used for power buses or power planes, clock distribution networks, critical signal, re-distribution of I/O pads for flip chip applications, and for long signal paths.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0027]
    FIG. 1 shows a cross section of the interconnection scheme of the present invention.
  • [0028]
    FIG. 2 shows a cross section of the present invention in a more complex circuit configuration.
  • [0029]
    FIG. 3 a shows the top view of a combination power and X-signal plane using the present invention.
  • [0030]
    FIG. 3 b shows the top view of a combination power and Y-signal plane using the present invention.
  • [0031]
    FIG. 4 shows the top view of solder bump arrangement using the present invention and is an expanded view of a portion of FIG. 5.
  • [0032]
    FIG. 5 shows the top view of an example of power/ground pads combined with signal pad using the present invention.
  • [0033]
    FIG. 6 shows a basic integrated circuit (IC) interconnect scheme of the invention.
  • [0034]
    FIG. 7 shows an extension of the basic IC interconnect scheme by adding power, ground and signal distribution capabilities.
  • [0035]
    FIG. 8 shows an approach of how to transition from sub-micron metal to wide metal interconnects.
  • [0036]
    FIG. 9 shows detail regarding BGA device fan out using the invention.
  • [0037]
    FIG. 10 shows detail regarding BGA device pad relocation using the invention.
  • [0038]
    FIG. 11 shows detail regarding the usage of common power, ground and signal pads for BGA devices using the invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0039]
    The present invention teaches an Integrated Circuit structure where key re-distribution and interconnection metal layers and dielectric layers are added over a conventional IC. These re-distribution and interconnection layers allow for wider buses and reduce conventional RC delay.
  • [0040]
    Referring now more specifically to FIG. 1, there is shown a cross section of one implementation of the present invention. A silicon substrate 1 has transistors and other devices, typically formed of poly silicon, covered by a dielectric layer 2 deposited over the devices and the substrate. Layer 3 indicates the totality of metal layers and dielectric layers that are typically created on top of the device layer 2. Points of contact 6, such as bonding pads known in the semiconductor art, are in the top surface of layers 3 and are part of layer 3. These points of contact 6 are points within the IC arrangement that need to be further connected to surrounding circuitry, that is to power lines or to signal lines. A passivation layer 4, formed of for example silicon nitride, is deposited on top of layer 3, as is known in the art for protecting underlying layers from moisture, contamination, etc.
  • [0041]
    The key steps of the invention begin with the deposition of a thick layer 5 of polyimide is deposited. A pattern 7 is exposed and etched through the polyimide layer 5 and the passivation layer 4 where the pattern 7 is the same as the pattern of the contact points 6. This opens the contact points 6 up to the surface 8 of the polyimide layer 5.
  • [0042]
    Electrical contact with the contact points 6 can now be established by filling the openings 7 with a conductor. The tops 9 of this metal conductor can now be used for connection of the IC to its environment, and for further integration into the surrounding electrical circuitry. Pads 10, 11 and 12 are formed on top of the top 9 of the metal conductors 7; these pads can be of any design in width and thickness to accommodate specific circuit design requirements. A larger size pad can, for instance, be used as a flip chip pad. A somewhat smaller in size pad can be used for power distribution or as a ground or signal bus. The following connections can, for instance, be made to the pads shown in FIG. 1: pad 10 can serve as a flip chip pad, pad 11 can serve as a flip chip pad or can be connected to electrical power or to electrical ground or to an electrical signal bus, pad 12 can also serve as a flip chip pad. There is no connection between the size of the pads shown in FIG. 1 and the suggested possible electrical connections for which this pad can be used. Pad size and the standard rules and restrictions of electrical circuit design determine the electrical connections to which a given pad lends itself.
  • [0043]
    The following comments relate to the size and the number of the contact points 6, FIG. 1. Because these contact points 6 are located on top of a thin dielectric (layer 3, FIG. 1) the pad size cannot be too large since a large pad size brings with it a large capacitance. In addition, a large pad size will interfere with the routing capability of that layer of metal. It is therefore preferred to keep the size of the pad 6 small. The size of pad 6 is however also directly related with the aspect ratio of via 7. An aspect ratio of about 5 is acceptable for the consideration of via etching and via filling. Based on these considerations, the size of the contact pad 6 can be in the order of 0.3 μm to 5.0 μm, the exact size being dependent on the thickness of layers 4 and 5. The contact points 6 can comprise any appropriate contact material, such as but not limited to tungsten, copper (electroplated or electroless), aluminum, polysilicon, or the like.
  • [0044]
    The present invention does not impose a limitation on the number of contact pads that can be included in the design; this number is dependent on package design requirements. Layer 4 in FIG. 1 can be a typical IC passivation layer.
  • [0045]
    The most frequently used passivation layer in the present state of the art is plasma enhanced CVD (PECVD) oxide and nitride. In creating layer 4, a layer of between about 0.15 and 2.0 μm PECVD oxide is deposited first followed by a layer of between about 0.5 and 2.0 μm, and preferably approximately 0.7 μm nitride. Passivation layer 4 is very important because it protects the device wafer from moisture and foreign ion contamination. The positioning of this layer between the sub-micron process (of the integrated circuit) and the tens-micron process (of the interconnecting metallization structure) is of critical importance since it allows for a cheaper process that possibly has less stringent clean room requirements for the process of creating the interconnecting metallization structure.
  • [0046]
    Layer 5 is a thick polymer dielectric layer (for example polyimide) that has a thickness in excess of 2 μm (after curing). The range of polyimide thickness can vary from 2 μm to 30 μm dependent on electrical design requirements.
  • [0047]
    For the deposition of layer 5 the Hitachi-Dupont polyimide HD 2732 or 2734 can, for example, be used. The polyimide can be spin-on coated and cured. After spin-on coating, the polyimide will be cured at between approximately 250 and 450 degrees C., preferably at 400 degrees C., for between approximately 0.5 and 1.5 hours, preferably for 1 hour, in a vacuum or nitrogen ambient. For thicker polyimide, the polyimide film can be multiple coated and cured.
  • [0048]
    Another material that can be used to create layer 5 is the polymer benzocyclobutene (BCB). This polymer is at this time commercially produced by for instance Dow Chemical and has recently gained acceptance to be used instead of typical polyimide application.
  • [0049]
    The dimensions of opening 7 have previously been discussed. The dimension of the opening together with the dielectric thickness determines the aspect ratio of the opening. The aspect ratio challenges the via etch process and the metal filling capability. This leads to a diameter for opening 7 in the range of approximately 0.5 μm to 3.0 μm while the height for opening 7 can be in the range of approximately 3 μm to 20 μm. The aspect ratio of opening 7 is designed such that filling of the via with metal can be accomplished. The via can be filled with CVD metal such as CVD tungsten or CVD copper, with electro-less nickel, with a damascene metal filling process, with electroplating copper, with sputtering aluminum, etc.
  • [0050]
    It must be noted that the use of polyimide films as inter-level dielectrics has been pursued as a technique for providing partial planarization of a dielectric surface. Polyimides offer the following characteristics for such applications:
      • they produce surfaces in which the step heights of underlying features are reduced, and step slopes are gentle and smooth.
      • they are available to fill small openings without producing the voids that occur when low-temperature CVD oxide films are deposited.
      • the cured polyimide films can tolerate temperatures of up to 500 degrees C. without degradation of their dielectric film characteristics.
      • polyimide films have dielectric breakdowns, which are only slightly lower than that of SiO2.
      • the dielectric constant of polyimides is smaller than that of silicon nitride and of SiO2.
      • the process used to deposit and pattern polyimide films is relatively simple.
  • [0057]
    For all of the above characteristics, polyimides are used and recommended within the scope of the present invention.
  • [0058]
    FIG. 2 shows how the present invention as indicated in FIG. 1 can be further extended to include multiple layers of polyimide and, in so doing, can be adapted to a larger variety of applications. The lower level build up of this cross section is identical to the build up shown in FIG. 1 with a silicon wafer 1, the poly silicon layer 2, the metal and dielectric combined layer 3, the passivation layer 4, the polyimide layer 5 and the pads 10 deposited on top of layer 5. The function of the structure that has been described in FIG. 1 can be further extended by depositing another layer of polyimide 14 on top of the previously deposited layer 5 and overlaying the pads 10. Selective etching and metal deposition can further create contact points 12. These contact points 12 can be connected with pads 10 as shown by connector 13. Depositing pads 12 on top of layer 14 can thus further extend this process. These pads 12 can be further customized to a particular application, the indicated extension of multiple layers of polyimides greatly enhances the flexibility and usefulness of the present invention. Additional alternating layers of polyimide and metal lines and/or power or ground planes may be added above layers 12 and 16, as needed. Dielectric layers 14 and 16 can be formed as described above with reference to FIG. 1 for the dielectric layer 5.
  • [0059]
    FIGS. 3 a and 3 b show a top view of one possible use of the present invention. Interconnecting a number of pads 32 that have been created as described creates signal lines 30. Additional contact points such as point 34 can allow signal lines to pass vertically between layers. The various contact points can, for instance, be created within the surface of a power plane or ground plane 36. The layers within the interconnecting metallization structure of the present invention can contain signal interconnections in the X-direction, signal interconnections in the Y-direction, signal interconnections between X and or Y directions, interconnections to and/or within power and/or ground buses. The present invention further teaches the interconnection of signal lines, power and ground buses between the connected IC's and the top of the metallization system of the present invention.
  • [0060]
    FIG. 3 a shows signal lines formed in the X-direction. FIG. 3 b shows signal lines formed in the Y-direction.
  • [0061]
    FIG. 4 presents yet another application of the present invention. Shown in FIG. 4 is an exploded view of a part of FIG. 5 that presents an area array I/O distribution. FIG. 4 shows pads 41 (on which solder bumps can be created) and an example of a layout of the redistribution of the peripheral pads 41′. The exploded view of FIG. 4 is taken along the line 2-2′ shown in FIG. 5; the redistribution of the peripheral pads 41′ (see FIG. 4) is, for clarity of overview, not shown in FIG. 5. The power or ground connections can be made to any point that is required on the bottom device. Furthermore, the power and ground planes can be connected to the power and ground planes of the package substrates. FIG. 4 shows an example of how to use the topmost metal layer to redistribute the peripheral pads 41′ to become area array pads 41. The solder bumps can then be created on pads 41.
  • [0062]
    FIG. 5 shows the top surface of a plane that contains a design pattern of a combination of power or ground pads 52 and signal pads 54. FIG. 5 shows the pad openings in the top dielectric layer. It is to be noted that the ground/power pads 52 are heavier and larger in design relative to the signal pads 54. The present invention ideally lends itself to meeting these differences in design, as they are required within the art of chip and high performance circuit design. The number of power or ground pads 52 shown in FIG. 5 can be reduced if there are power and/or ground planes within the chip 53. From this it is clear that the package number of I/O's can be reduced within the scope of the present invention which leads to a reduction of the package cost by eliminating common signal/power/ground connections within the package. For instance, a 470 I/O count on a BGA chip can, within the scope of the present invention, be reduced to a 256 I/O count using the present invention. This results in considerable savings for the overall package.
  • [0063]
    FIG. 6 shows a basic design advantage of the invention. This advantage allows for the sub-micron or fine-lines, that run in the immediate vicinity of the metal layers 3 and the contact points 6, to be extended in an upward direction 20 through metal interconnect 7′. This extension continues in the direction 22 in the horizontal plane of the metal interconnect 26 and comes back down in the downward direction 24 through metal interconnect 7″. The functions and constructs of the passivation layer 4 and the insulating layer 5 remain as previously highlighted under FIG. 1. This basic design advantage of the invention is to “elevate” or “fan-out” the fine-line interconnects and to remove these interconnects from the micron and sub-micron level to a metal interconnect level that has considerably larger dimensions and is therefore characterized by smaller resistance and capacitance and is easier and more cost effective to manufacture. This aspect of the invention does not include any aspect of conducting line re-distribution and therefore has an inherent quality of simplicity. It therefore further adds to the importance of the invention in that it makes micron and sub-micron wiring accessible at a wide-metal level. The interconnections 7′ and 7″ interconnect the fine-level metal by going up through the passivation and polymer or polyimide dielectric layers, traverses over a distance on the wide-metal level and continues by descending from the wide-metal level back down to the fine-metal level by again traversing down through the passivation and polymer or polyimide dielectric layers. The extensions that are in this manner accomplished need not to be limited to extending fine-metal interconnect points 6 of any particular type, such as signal or power or ground, with wide metal line 26. The laws of physics and electronics will impose limitations, if any, as to what type of interconnect can by established in this manner where limiting factors will be the conventional limiting factors of resistance, propagation delay, RC constants and others. The upper metallization structure over the passivation layer 4 may comprise any appropriate contact material, such as but not limited to tungsten, chromium, copper (electroplated or electroless), aluminum, polysilicon, or the like. The upper metallization structure over the passivation layer 4 and over the contact points 6 can be formed using a process comprising an electroplating process, a sputtering process, an electroless-plating process, or a damascene process. Where the invention is of importance is that the invention provides much broader latitude in being able to apply these laws and, in so doing, provides a considerably extended scope of the application and use of Integrated Circuits and the adaptation of these circuits to a wide-metal environment. The upper metallization structure may have multiple metal layers and multiple dielectric layers as depicted in FIG. 2. The upper metallization structure may comprise multiple metal traces and a metal plane, such as a power plane or ground plane, enclosing the metal traces as shown in FIGS. 3 a and 3 b.
  • [0064]
    FIG. 7 shows how the basic interconnect aspect of the invention can further be extended to now not only elevate the fine-metal to the plane of the wide-metal but to also add power, ground and signal distribution interconnects of power, ground and signal planes at the wide-metal level. The wide-metal interconnect 26 of FIG. 6 is now extended to further include an interconnection with the via 21. In typical IC design, some pads may not be positioned in a location from which easy fan-out can be accomplished to a location that is required for the next step of circuit assembly. In those cases, the BGA substrate requires additional layers in the package construction in order to accomplish the required fan-out. The invention teaches an approach that makes additional layers in the assembling of an IC feasible while not unduly increasing the cost of creating such a multi-layer interface. Ball formation 28 on the surface of interconnect 23 indicates how the invention replaces part of the conventional BGA interconnect function, the solder bump provides for flip chip assembly. This interconnect 28 now connects the BGA device with surrounding circuitry at the wide-metal level as opposed to previous interconnects of the BGA device at the fine-metal level. The wide-metal interconnect of the BGA has obvious advantages of cost of manufacturing and improved BGA device performance. By being able to readily extend the wide-metal dimensions it also becomes possible to interconnect power, ground and signal lines at a wide-metal level thereby reducing the cost and complexity of performing this function at the fine-metal level. The indication of 28 as a ball does not imply that the invention is limited to solder bumps for making interconnects. The invention is equally applicable to wirebonding for making circuit interconnects.
  • [0065]
    FIG. 8 further shows a cross section wherein the previous linear construction of the metal interconnection running through the passivation layer and the insulation layer is now conical in form. The sub-micron metal layer 60 is covered with a passivation layer 62, a layer 64 of polyimide or polymer is deposited over the passivation layer 62. The wide metal level 66 is formed on the surface of layer 64. The via 70 is shown as having sloping sides, these sloping sides can be achieved by controlling the photolithography process that is used to created the via 70. The etching of the polyimide or polymer can for instance be done under an angle of about 75 degrees with the following curing being done under an angle of 45 degrees. Also, a photosensitive polyimide or polymer can be used, the cone shape of the via 70 can in that case be achieved by variation of exposure combined with time of exposure combined with angle of exposure. Where non-photosensitive polymer or polyimide is used, a wet etch can be applied that has a gradated faster and longer time etch as the top of the via 70 is being approached. The layer of wide-metal pad 68 is deposited on the surface of the polymer or polyimide layer 64, the wide-metal pad deposition 68 mates with the top surface of the via 70 and is centered on top of this surface.
  • [0066]
    FIGS. 9 through 11 show further detail to demonstrate the concepts of BGA chip ball fan-out, pad relocation and the creation of common ground, power and signal pads. The concept of pad relocation, fan-out, pad addition or pad reduction can be realized by forming the wide and thick metal interconnection scheme over the passivation layer described in this invention, to replace the function of BGA substrate 130.
  • [0067]
    FIG. 9 shows a cross section 100 of a BGA chip, five balls 101 through 105 are also shown. By using the BGA substrate 106 and the wiring 107 within the substrate 106, it is clear that ball 101 can be repositioned to location 111, ball 102 to location 112, etc. for the remaining solder bumps 103 through 105. It is clear that the separation of contact points 111 through 115 is considerably larger than the separation of the original solder bumps 101 through 105. The BGA substrate 106 is the subject of the invention, this substrate allows for spreading the distance between the contact points or balls of the BGA device to a considerable degree.
  • [0068]
    FIG. 10 shows the concept of pad relocation. BGA pad 120 connects to any of the contact balls 101 through 105. By using the BGA substrate 130 and the wiring 131 that is provided within the substrate, it is clear that the BGA pads can be arranged in a different and arbitrary sequence that is required for further circuit design or packaging. For instance contact point 101, which is on the far left side of the BGA device 100, is re-routed to location 122 which is on the second far right of the BGA substrate 130. The re-arrangements of the other BGA solder bumps can readily be learned from following the wiring 131 within the substrate 131 and by tracing from solder bump to one of the contact points 122 through 125 of the BGA substrate.
  • [0069]
    FIG. 11 shows the interconnecting of BGA device solder bumps into common power, ground or signal pads. The BGA chip 100 is again shown with five solder bumps 101 through 105. The BGA substrate 130 contains a wiring scheme that contains in this example three wiring units, one for each for the power, ground and signal bumps of the BGA device. It is clear from FIG. 11 that wire arrangement 132 connects BGA device solder bumps 101, 103 and 105 to interconnect point 138 of the BGA substrate 130. It can further be seen that BGA device solder bump 104 is connected to interconnect point 140 of the BGA substrate by means of the wire arrangement 136, while BGA device solder bump 102 is connected to interconnect point 142 of the BGA substrate by means of the wire arrangement 134. The number of pins required to interconnect the BGA device 100 is in this manner reduced from five to three. It is clear that for more BGA device solder bumps, as is the case for an actual BGA device, the numeric effect of the indicated wiring arrangement is considerably more beneficial.
  • [0070]
    The concept of fan-out, pad relocation can be realized by forming the wide and thick metal interconnection scheme over the passivation layer described in this invention, to replace the function of BGA substrate 130. From FIGS. 9, 10 and 11 it can be seen that the extended functionality and extended wiring ability that are provided by the interconnect wiring schemes that are typically created in the BGA substrate 130 can be substituted by forming the wide and thick metal interconnection scheme over the passivation layer, on device 100. Some of the methods and possibilities of interconnect line routing that can be implemented using the method of the invention are highlighted in the following paragraphs.
  • [0071]
    Fan-out capability can be provided by the invention, using the metal conductors within the openings through the insulating layer and through the passivation layer that connect electrical contact pads of the top metallization structure with contact points of the interconnecting metallization structure. Each of the electrical contact points of the interconnecting metallization structure is connected directly and sequentially with at least one electrical contact point of the top metallization structure. In a fan-out scheme, the distance between electrical contact points of the top metallization structure is larger than the distance between electrical contact points of the interconnecting metallization structure by a measurable amount.
  • [0072]
    Alternatively, in a pad-addition scheme, the number of electrical contact pads of the upper metallization structure can exceed the number of contact points of the interconnecting metallization structure by a considerable amount. This provides an addition effect.
  • [0073]
    Pad relocation may also be accomplished by the method of the invention. Electrical contact points of the top metallization structure are connected with the contact points of the interconnecting metallization structure, directly but not necessarily sequentially, thereby creating a pad relocation effect. In this method, the distance between electrical contact points of the top metallization structure is larger than the distance between the electrical contact points of the interconnecting metallization structure by a measurable amount. The positions of the electrical contact points of the top metallization structure over the passivation layer from a top view are different from that of the contact points of the interconnecting metallization structure exposed by the openings in the passivation layer.
  • [0074]
    A reduction effect may also be accomplished by the method of the invention, wherein common nodes are connected together. Electrical contact points on a top surface of the top metallization structure are connected with contact points of the interconnecting metallization structure exposed by the openings in the passivation layer, where fewer contact points are used in the top metallization structure, since functionally equivalent contact points in the interconnecting metallization structure are connected together. That is, the number of contact points for a particular electrical function among the electrical contact points of the top metallization structure is smaller than the number of electrical contact points of the interconnecting metallization structure exposed by the passivation layer by a measurable amount.
  • [0075]
    Some of the advantages of the present invention are:
  • [0076]
    1) improved speed of the IC interconnections due to the use of wider metal lines (which results in lower resistance) and thicker dielectrics between the interconnecting lines (which results in lower capacitance and reduced RC delay). The improved speed of the IC interconnections results in improved performance of High Performance IC's.
  • [0077]
    2) an inexpensive manufacturing process since there is no need for expensive equipment that is typically used in sub-micron IC fabrication; there is also no need for the extreme clean room facilities that are typically required for sub-micron manufacturing.
  • [0078]
    3) reduced packaging costs due to the elimination of the need for redundant I/O and multiple power and ground connection points that are needed in a typical IC packaging.
  • [0079]
    4) IC's of reduced size can be packaged and inter-connected with other circuit or system components without limiting the performance of the IC's.
  • [0080]
    5) since dependence on ultra-fine wiring is reduced, the use of low resistance conductor wires is facilitated.
  • [0081]
    6) structures containing more complicated IC's can be created because the invention allows for increased I/O pin count.
  • [0082]
    7) more complicated IC's can be created without the need for a significant increase in re-distribution of package I/O connections.
  • [0083]
    8) power buses and clock distribution networks are easier to integrate within the design of IC's.
  • [0084]
    9) future system-on-chip designs will benefit from the present invention since it allows ready and cost effective interconnection between functional circuits that are positioned at relatively large distances from each other on the chip.
  • [0085]
    10) form the basis for a computer based routing tool that automatically routes interconnections that exceed a pre-determined length in accordance with the type of interconnection that needs to be established.
  • [0086]
    11) provide a means to standardize BGA packaging.
  • [0087]
    12) be applicable to both solder bumps and wirebonding for making further circuit interconnects.
  • [0088]
    13) provide a means for BGA device solder bump fan-out thereby facilitating the packing and design of BGA devices.
  • [0089]
    14) provide a means for BGA device pad relocation thereby providing increased flexibility for the packing and design of BGA devices.
  • [0090]
    15) provide a means for common BGA device power, ground and signal lines thereby reducing the number of pins required to interconnect the BGA device with the surrounding circuits.
  • [0091]
    16) provide a means for more relaxed design rules in designing circuit vias by the application of sloped vias.
  • [0092]
    17) provide the means for extending a fine-wire interconnect scheme to a wide-wire interconnect scheme without the need to apply a passivation layer over the surface of the fine-wire structure.
  • [0093]
    Although the preferred embodiment of the present invention has been illustrated, and that form has been described in detail, it will be readily understood by those skilled in the art that various modifications may be made therein without departing from the spirit of the invention or from the scope of the appended claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3823349 *17 May 19729 Jul 1974IbmInterconnection metallurgy system for semiconductor devices
US4024041 *16 Dec 197517 May 1977Hitachi, Ltd.Method of forming deposition films for use in multi-layer metallization
US4152195 *18 Aug 19771 May 1979International Business Machines CorporationMethod of improving the adherence of metallic conductive lines on polyimide layers
US4188636 *29 Mar 197812 Feb 1980Nippon Electric Co., Ltd.Semiconductor device having bump terminal electrodes
US4242336 *18 Jul 197930 Dec 1980Nippon Gohsei Kagaku Kogyo Kabushiki KaishaAntibacterial and antifungal composition
US4423547 *1 Jun 19813 Jan 1984International Business Machines CorporationMethod for forming dense multilevel interconnection metallurgy for semiconductor devices
US4576900 *11 Sep 198418 Mar 1986Amdahl CorporationIntegrated circuit multilevel interconnect system and method
US4618878 *15 Jun 198421 Oct 1986Kabushiki Kaisha ToshibaSemiconductor device having a multilayer wiring structure using a polyimide resin
US4723197 *16 Dec 19852 Feb 1988National Semiconductor CorporationBonding pad interconnection structure
US4830974 *11 Jan 198816 May 1989Atmel CorporationEPROM fabrication process
US4881144 *11 Jan 198814 Nov 1989Hitachi, Ltd.Thin film magnetic head
US4963974 *20 Apr 198816 Oct 1990Hitachi, Ltd.Electronic device plated with gold by means of an electroless gold plating solution
US4978419 *31 May 198818 Dec 1990International Business Machines CorporationProcess for defining vias through silicon nitride and polyamide
US4980034 *4 Apr 198925 Dec 1990Massachusetts Institute Of TechnologyHigh-density, multi-level interconnects, flex circuits, and tape for TAB
US4984061 *10 May 19888 Jan 1991Kabushiki Kaisha ToshibaSemiconductor device in which wiring layer is formed below bonding pad
US4988514 *2 Dec 198829 Jan 1991Fujitsu LimitedPreparation of lower alkyl polysilsesquioxane and formation of insulating layer of silylated polymer on electronic circuit board
US5003062 *19 Apr 199026 Mar 1991Taiwan Semiconductor Manufacturing Co.Semiconductor planarization process for submicron devices
US5016461 *1 Sep 198921 May 1991Hydro-Craft, Inc.Method and apparatus for stamping weld adapters
US5027188 *13 Sep 198925 Jun 1991Hitachi, Ltd.Semiconductor integrated circuit device in which a semiconductor chip is mounted with solder bumps for mounting to a wiring substrate
US5055907 *25 Jan 19898 Oct 1991Mosaic, Inc.Extended integration semiconductor structure with wiring layers
US5060045 *17 Oct 198922 Oct 1991Hitachi, Ltd.Semiconductor integrated circuit device and method of manufacturing the same
US5060050 *31 Aug 199022 Oct 1991Hitachi, Ltd.Semiconductor integrated circuit device
US5083187 *16 Apr 199121 Jan 1992Texas Instruments IncorporatedIntegrated circuit device having bumped power supply buses over active surface areas and method of manufacture thereof
US5106461 *21 Dec 199021 Apr 1992Massachusetts Institute Of TechnologyHigh-density, multi-level interconnects, flex circuits, and tape for tab
US5117272 *16 Apr 199026 May 1992Asahi Glass Company Ltd.Having a protective film of a polymer having a fluorine-containing aliphatic cyclic structure
US5130457 *16 Mar 198714 Jul 1992Bayer AktiengesellschaftProcess for the preparation of n,n-disubstituted mono- and oligourethanes
US5194928 *26 Feb 199216 Mar 1993International Business Machines CorporationPassivation of metal in metal/polyimide structure
US5212403 *6 Sep 199118 May 1993Hitachi, Ltd.Integrated circuit device having an ic chip mounted on the wiring substrate and having suitable mutual connections between internal circuits
US5220199 *13 Jun 199115 Jun 1993Hitachi, Ltd.Semiconductor integrated circuit device in which a semiconductor chip is mounted with solder bumps for mounting to a wiring substrate
US5262353 *3 Feb 199216 Nov 1993Motorola, Inc.Process for forming a structure which electrically shields conductors
US5311404 *30 Jun 199210 May 1994Hughes Aircraft CompanyElectrical interconnection substrate with both wire bond and solder contacts
US5338696 *1 Mar 199316 Aug 1994National Semiconductor CorporationMethod of fabricating BiCMOS device
US5341026 *26 Feb 199223 Aug 1994Mitsubishi Denki Kabushiki KaishaSemiconductor device having a titanium and a titanium compound multilayer interconnection structure
US5341049 *21 Jul 199223 Aug 1994Hitachi, Ltd.Integrated circuit having alternate rows of logic cells and I/O cells
US5360524 *13 Apr 19931 Nov 1994Rudi HendelMethod for planarization of submicron vias and the manufacture of semiconductor integrated circuits
US5381046 *1 Dec 199310 Jan 1995International Business Machines CorporationStacked conductive resistive polysilicon lands in multilevel semiconductor chips
US5384488 *3 Oct 199324 Jan 1995Texas Instruments IncorporatedConfiguration and method for positioning semiconductor device bond pads using additional process layers
US5410173 *22 Feb 199325 Apr 1995Kikushima; Ken'ichiSemiconductor integrated circuit device
US5436412 *3 Aug 199325 Jul 1995International Business Machines CorporationInterconnect structure having improved metallization
US5446311 *16 Sep 199429 Aug 1995International Business Machines CorporationHigh-Q inductors in silicon technology without expensive metalization
US5468984 *2 Nov 199421 Nov 1995Texas Instruments IncorporatedESD protection structure using LDMOS diodes with thick copper interconnect
US5468997 *30 Dec 199421 Nov 1995Ngk Spark Plug Co., Ltd.Integrated circuit package having a multilayered wiring portion formed on an insulating substrate
US5478781 *27 Oct 199426 Dec 1995International Business Machines CorporationPolyimide-insulated cube package of stacked semiconductor device chips
US5489303 *22 Feb 19946 Feb 1996Terumo Kabushiki KaishaBiocompatible material for medical apparatus comprising hydrophobically bound oil-soluble vitamin
US5500558 *31 Aug 199419 Mar 1996Mitsubishi Denki Kabushiki KaishaSemiconductor device having a planarized surface
US5501006 *9 May 199426 Mar 1996Motorola, Inc.Method for connection of signals to an integrated circuit
US5510653 *31 Mar 199323 Apr 1996Mitsubishi Denki Kabushiki KaishaSemiconductor device including silicon ladder resin layer
US5514006 *29 Nov 19947 May 1996Leviton Manufacturing Co., Inc.Turn knob lampholder
US5559055 *21 Dec 199424 Sep 1996Advanced Micro Devices, Inc.Method of decreased interlayer dielectric constant in a multilayer interconnect structure to increase device speed performance
US5563086 *17 Mar 19958 Oct 1996International Business Machines CorporationIntegrated memory cube, structure and fabrication
US5598028 *6 Jun 199528 Jan 1997Sgs-Thomson Microelectronics S.R.L.Highly-planar interlayer dielectric thin films in integrated circuits
US5631478 *15 Dec 199420 May 1997Nec CorporationSemiconductor integrated circuits with specific pitch multilevel interconnections
US5635767 *2 Jun 19953 Jun 1997Motorola, Inc.Semiconductor device having built-in high frequency bypass capacitor
US5659201 *5 Jun 199519 Aug 1997Advanced Micro Devices, Inc.High conductivity interconnection line
US5665639 *23 Feb 19949 Sep 1997Cypress Semiconductor Corp.Process for manufacturing a semiconductor device bump electrode using a rapid thermal anneal
US5686560 *6 Jun 199511 Nov 1997Hitachi Chemical Co., Ltd.Polyquinazolines and methods for their preparation
US5686764 *20 Mar 199611 Nov 1997Lsi Logic CorporationFlip chip package with reduced number of package layers
US5719448 *26 Oct 199317 Feb 1998Seiko Epson CorporationBonding pad structures for semiconductor integrated circuits
US5726499 *22 Jul 199610 Mar 1998Ricoh Company, Ltd.Semiconductor device having a minute contact hole
US5739560 *14 Sep 199514 Apr 1998Nippon Telegraph And Telephone CorporationHigh frequency masterslice monolithic integrated circuit
US5742075 *18 Nov 199621 Apr 1998Iowa State University Research Foundation, Inc.Amorphous silicon on insulator VLSI circuit structures
US5760429 *18 Feb 19972 Jun 1998Matsushita Electric Industrial Co., Ltd.Multi-layer wiring structure having varying-sized cutouts
US5763954 *25 Apr 19969 Jun 1998Mitsubishi Denki Kabushiki KaishaSemiconductor device having multilayered metal interconnection structure and manufacturing method thereof
US5767010 *5 Nov 199616 Jun 1998McncSolder bump fabrication methods and structure including a titanium barrier layer
US5767546 *30 Dec 199416 Jun 1998Siliconix IncorporatedLaternal power mosfet having metal strap layer to reduce distributed resistance
US5773888 *9 Nov 199530 Jun 1998Kabushiki Kaisha ToshibaSemiconductor device having a bump electrode connected to an inner lead
US5780882 *1 Jun 199514 Jul 1998Hitachi, Ltd.Semiconductor integrated circuit device, process for fabricating the same, and apparatus for fabricating the same
US5783483 *13 Aug 199621 Jul 1998Intel CorporationMethod of fabricating a barrier against metal diffusion
US5789303 *11 Jul 19964 Aug 1998Northern Telecom LimitedMethod of adding on chip capacitors to an integrated circuit
US5818110 *22 Nov 19966 Oct 1998International Business Machines CorporationIntegrated circuit chip wiring structure with crossover capability and method of manufacturing the same
US5818111 *21 Mar 19976 Oct 1998Texas Instruments IncorporatedLow capacitance interconnect structures in integrated circuits using a stack of low dielectric materials
US5827776 *23 Oct 199727 Oct 1998Advanced Micro Devices, Inc.Method of making an integrated circuit which uses an etch stop for producing staggered interconnect lines
US5827778 *20 Nov 199627 Oct 1998Nec CorporationMethod of manufacturing a semiconductor device using a silicon fluoride oxide film
US5827780 *1 Apr 199627 Oct 1998Hsia; Liang ChooAdditive metalization using photosensitive polymer as RIE mask and part of composite insulator
US5834844 *22 Mar 199610 Nov 1998Shinko Electric Industries Co., Ltd.Semiconductor device having an element with circuit pattern thereon
US5834851 *2 Jun 199510 Nov 1998Hitachi, Ltd.SRAM having load transistor formed above driver transistor
US5858869 *3 Jun 199712 Jan 1999Industrial Technology Research InstituteMethod for fabricating intermetal dielectric insulation using anisotropic plasma oxides and low dielectric constant polymers
US5874327 *9 Sep 199623 Feb 1999Lsi Logic CorporationFabricating a semiconductor device using precursor CMOS semiconductor substrate of a given configuration
US5874770 *10 Oct 199623 Feb 1999General Electric CompanyFlexible interconnect film including resistor and capacitor layers
US5874778 *11 Jun 199723 Feb 1999International Business Machines CorporationEmbedded power and ground plane structure
US5883423 *23 Feb 199616 Mar 1999National Semiconductor CorporationDecoupling capacitor for integrated circuit signal driver
US5885862 *19 May 199823 Mar 1999Winbond Electronics Corp.Poly-load resistor for SRAM cell
US5886410 *26 Jun 199623 Mar 1999Intel CorporationInterconnect structure with hard mask and low dielectric constant materials
US5889302 *21 Apr 199730 Mar 1999Advanced Micro Devices, Inc.Multilayer floating gate field effect transistor structure for use in integrated circuit devices
US5955781 *13 Jan 199821 Sep 1999International Business Machines CorporationEmbedded thermal conductors for semiconductor chips
US5986343 *4 May 199816 Nov 1999Lucent Technologies Inc.Bond pad design for integrated circuits
US6008542 *26 Aug 199828 Dec 1999Nec CorporationSemiconductor device having long pads and short pads alternated for fine pitch without sacrifice of probing
US6136212 *6 Aug 199724 Oct 2000The Regents Of The University Of MichiganPolymer-based micromachining for microfluidic devices
US6174803 *16 Sep 199816 Jan 2001Vsli TechnologyIntegrated circuit device interconnection techniques
US6184143 *28 Jul 19986 Feb 2001Hitachi, Ltd.Semiconductor integrated circuit device and fabrication process thereof
US6197688 *12 Feb 19986 Mar 2001Motorola Inc.Interconnect structure in a semiconductor device and method of formation
US6204074 *17 Jul 199720 Mar 2001International Business Machines CorporationChip design process for wire bond and flip-chip package
US6207553 *26 Jan 199927 Mar 2001Advanced Micro Devices, Inc.Method of forming multiple levels of patterned metallization
US6218302 *21 Jul 199817 Apr 2001Motorola Inc.Method for forming a semiconductor device
US6240541 *11 Jan 199929 May 2001Fujitsu LimitedInteractive circuit designing apparatus which displays a result of component placement and wire routing from a layout design unit
US6265301 *12 May 199924 Jul 2001Taiwan Semiconductor Manufacturing CompanyMethod of forming metal interconnect structures and metal via structures using photolithographic and electroplating or electro-less plating procedures
US6365975 *2 Apr 19982 Apr 2002Tessera, Inc.Chip with internal signal routing in external element
US6759597 *2 Feb 19986 Jul 2004International Business Machines CorporationWire bonding to dual metal covered pad surfaces
US20020008301 *15 Dec 199824 Jan 2002Ping LiouMonolithic high-q inductance device and process for fabricating the same
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US796026924 Jul 200614 Jun 2011Megica CorporationMethod for forming a double embossing structure
US808915518 Feb 20053 Jan 2012Megica CorporationHigh performance system-on-chip discrete components using post passivation process
US8129265 *18 Feb 20056 Mar 2012Megica CorporationHigh performance system-on-chip discrete components using post passivation process
US84158009 Apr 2013Megica CorporationTop layers of metal for high performance IC's
US847138421 Aug 200725 Jun 2013Megica CorporationTop layers of metal for high performance IC's
US853103827 Jul 200710 Sep 2013Megica CorporationTop layers of metal for high performance IC's
Legal Events
DateCodeEventDescription
20 Aug 2009ASAssignment
Owner name: MEGICA CORPORATION, TAIWAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LIN, MOU-SHIUNG, DR.;REEL/FRAME:023119/0387
Effective date: 20090728
11 Jul 2014ASAssignment
Owner name: QUALCOMM INCORPORATED, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MEGIT ACQUISITION CORP.;REEL/FRAME:033303/0124
Effective date: 20140709