US20070267725A1 - Semiconductor chip, method of manufacturing the semiconductor chip and semiconductor chip package - Google Patents

Semiconductor chip, method of manufacturing the semiconductor chip and semiconductor chip package Download PDF

Info

Publication number
US20070267725A1
US20070267725A1 US11/702,131 US70213107A US2007267725A1 US 20070267725 A1 US20070267725 A1 US 20070267725A1 US 70213107 A US70213107 A US 70213107A US 2007267725 A1 US2007267725 A1 US 2007267725A1
Authority
US
United States
Prior art keywords
semiconductor chip
top surface
conductive film
conductive
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/702,131
Inventor
Tae Soo Lee
Yun Hwi Park
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electro Mechanics Co Ltd
Original Assignee
Samsung Electro Mechanics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electro Mechanics Co Ltd filed Critical Samsung Electro Mechanics Co Ltd
Assigned to SAMSUNG ELECTRO-MECHANICS CO., LTD. reassignment SAMSUNG ELECTRO-MECHANICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PARK, YUN HWI, LEE, TAE SOO
Publication of US20070267725A1 publication Critical patent/US20070267725A1/en
Priority to US12/651,234 priority Critical patent/US8043896B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/043—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
    • H01L23/045—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body the other leads having an insulating passage through the base
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049—Nitrides composed of metals from groups of the periodic table
    • H01L2924/0494—4th Group
    • H01L2924/04941—TiN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding

Abstract

In a semiconductor chip, a body has a top surface where a pattern is formed, an underside surface opposing the top surface and a plurality of side surfaces. A plurality of electrode pads are formed on the top surface of the body to connect to an external terminal. A shielding conductive film is formed on the surfaces excluding the top surface of the body where the pattern is formed. A conductive via is extended through the body to connect one of the electrode pads with the conductive film.

Description

    CLAIM OF PRIORITY
  • This application claims the benefit of Korean Patent Application No. 2006-43946 filed on May 16, 2006 in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference.
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a semiconductor chip package, more particularly, in which a shielding conductive film is connected to a ground through a via hole, and a manufacturing method thereof.
  • 2. Description of the Related Art
  • A high frequency module for use in a mobile telecommunication device such as a mobile phone is constructed of a high frequency circuit including a high frequency semiconductor device and a periphery circuit that are formed on a substrate thereof.
  • In general, current propagating in an electronic device induces electric field and magnetic field therearound, thereby generating a space due to electric potential difference. Here, the electric field changes with time and generates electric magnetic field therearound. That is, regardless of the induction of the device, current flows to create electromagnetic noise, which is an unnecessary energy.
  • Such electromagnetic noise, if transferred to other devices through a path, leads to degradation in performance and malfunction thereof.
  • To shield the electromagnetic noise and protect the semiconductor device, a shielding technique for forming a shielding film has been employed.
  • FIGS. 1 a and 1 b illustrate a shielding structure according to the prior art.
  • FIG. 1 a is a cross-sectional view illustrating a high frequency module having a high frequency semiconductor device 12 on a substrate 11 shielded via a metal cap 12.
  • In the conventional shielding structure of the high frequency module shown in FIG. 1 a, the metal cap 13, if reduced in its thickness, cannot remain strong but is easily warped, potentially contacting the high frequency device. To prevent short-circuit caused by contact between the metal cap 13 and the high frequency device, a certain space should be preserved under the metal cap 13 to accommodate the metal cap 13 that may be warped. For example, the metal cap should be formed to a thickness of 100 μm, and an inner space thereof should be designed to a thickness of 80 μm. This physical volume stands in the way of miniaturization of the high frequency module.
  • FIG. 1 b is a cross-sectional view illustrating the high frequency module in which the shielding film is formed via a metal film 15 after resin molding.
  • In FIG. 1 b, the high frequency semiconductor device 12 is mounted on the substrate 11 and resin molded to be hermetically sealed. Then the shielding film is formed on a surface of a mold 14 using the metal film 15.
  • This leads to smaller physical volume compared to a case where the metal cap is adopted. Yet, the metal film formed on the mold is not connected to a ground of the substrate, thus insignificant in terms of shielding effects.
    • SUMMARY OF THE INVENTION
  • The present invention has been made to solve the foregoing problems of the prior art and therefore an aspect of the present invention is to provide a semiconductor chip which has a shielding layer formed thereon to connect to a ground, when the semiconductor chip is mounted on a substrate, thereby to enhance shielding effects and ensure the chip to be mounted in a minimal volume, and a semiconductor package having the semiconductor chip.
  • Another aspect of the present invention is to provide a method of manufacturing the semiconductor chip having the shielding layer formed on a wafer.
  • According to an aspect of the invention, the invention provides a semiconductor chip including a body having a top surface where a pattern is formed, an underside surface opposing the top surface and a plurality of side surfaces; a plurality of electrode pads formed on the top surface of the body to connect to an external terminal; a shielding conductive film formed on the surfaces excluding the top surface of the body where the pattern is formed; and a conductive via extending through the body to connect one of the electrode pads with the conductive film.
  • The electrode pad connected to the conductive via may be connected to an external ground and grounded.
  • The conductive film is formed only on the underside surface of the body.
  • According to another aspect of the invention, the invention provides a semiconductor chip package including the semiconductor chip as described above; a substrate where a ground lead pattern and a plurality of lead patterns are formed; and a plurality of bumps disposed between the respective electrode pads of the semiconductor chip and the respective lead patterns of the substrate to electrically connect the semiconductor chip with the substrate.
  • The electrode pad connected to the via hole is connected to the ground lead pattern of the substrate.
  • The conductive film is formed only on the underside surface of the semiconductor chip.
  • According to further another aspect of the invention, the invention provides a method for manufacturing a semiconductor chip including:
  • forming via holes in a wafer including unit chip areas to connect from an electrode pad on a top surface of a wafer where a pattern is formed to an underside surface of the wafer opposing the top surface so that at least one of the via holes is formed in each of the unit chip areas;
  • filling the via hole with conductive material;
  • forming a conductive film on the underside surface of the wafer to contact the conductive material filled in the via hole; and
  • cutting the wafer into unit chips.
  • The manufacturing method may further include forming a shielding conductive material on a side surface of the cut semiconductor chip.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and other objects, features and other advantages of the present invention will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:
  • FIGS. 1 a and 1 b are cross-sectional views illustrating a shielding structure according to the prior art;
  • FIG. 2 is a cross-sectional view illustrating a semiconductor chip package according to an embodiment of the invention;
  • FIG. 3 a is a perspective view illustrating a semiconductor chip according to another embodiment of the invention, and FIG. 3 b is a cross-sectional view illustrating a semiconductor chip package; and
  • FIG. 4 a to 4 d are perspective views illustrating a flow of a method for manufacturing a semiconductor chip of FIG. 3 a.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • Exemplary embodiments of the present invention will now be described in detail with reference to the accompanying drawings.
  • FIG. 2 is a cross-sectional view illustrating a semiconductor chip package having a semiconductor chip mounted on a substrate according to an embodiment of the invention.
  • Referring to FIG. 2, the semiconductor chip 20 is flip-bonded onto the substrate 21.
  • The semiconductor chip 20 has a body 22 provided with a plurality of electrode pads 28 on a top surface 22 a thereof.
  • A conductive film 25 is formed on an underside surface 22 b and side surfaces of the body 22 of the semiconductor chip where the electrode pads are not formed. Also, a via hole 27 is perforated through the top surface 22 a and one of the side surfaces of the body 22.
  • The package substrate 21 is manufacturable by the same process as the one for fabricating a printed circuit board (PCB), or by High Temperature Chemical Cleaning (HTCC) or Low Temperature Co-fired Ceramics (LTCC).
  • A circuit pattern is disposed on the package substrate 21 to input and output a signal, and vias are formed to be connected respectively with electrode pads on the circuit pattern to form a ground lead pattern. The ground lead pattern is configured to electrically connect the electrode pads on overlying and underlying layers together.
  • As shown in FIG. 2, bumps 23 made of metal are formed on the lead patterns of the circuit pattern disposed on the package substrate 21, and the semiconductor chip is mounted on the electrode pads 28 via the bumps 23. The flip-bonded semiconductor chip allows the electrode pads 28 to be electrically connected to the lead patterns on the package substrate 21 by the bumps 23.
  • In the semiconductor chip, the electrode pads 28 on the top surface 22 a of the body 22 are connected to the substrate 21 by the bumps 23, some of which are ground bumps 23 a connected to a ground of the substrate. The bumps 23 formed between the lead patterns 29 of the substrate 21 and the electrode pads 28 of the semiconductor chip are made of gold, copper, aluminum or alloys thereof and serve to connect wires of the substrate with the semiconductor chip.
  • The ground bumps 23 a are in direct contact with a conductive via filled with a conductive material in the via hole 27 and serve to electrically connect the conductive film 25 with the ground. Of course, although the conductive via 27 a is directly connected to the bumps 23, the conductive via 27 a, if electrically connected to the ground bumps 23 a on the substrate, may realize this feature of the invention.
  • In this fashion, the conductive film 25 formed on the underside surface 22 b and the side surfaces of the body 22 of the semiconductor chip is electrically connected to the ground. As a result, electromagnetic wave generated from the semiconductor chip is induced to flow toward the ground, and thus blocked. This accordingly inhibits occurrence of noises. Further, this shields electromagnetic wave induced to the semiconductor chip from outside, thereby suppressing interference from the electromagnetic wave.
  • To easily form the conductive film 25 on the underside surface 22 b and the side surfaces of the semiconductor chip, conductive paint is directly applied on the top surface and side surfaces of the semiconductor chip or sprayed thereonto.
  • FIG. 3 a is a perspective view illustrating a semiconductor chip according to an embodiment of the invention.
  • Referring to FIG. 3 a, the semiconductor chip has a body provided with electrode pads 38 on a top surface 32 a thereof where patterns are formed, and a metal film 35 on an underside surface 32 b thereof. The metal film 35 has a via hole 37 perforated through the body 32 of the semiconductor chip. The metal film 35 is brought in contact with a conductive via 37 a filled with a conductive material in the via hole 37. The via hole 37 is connected to the electrode pads 38 on the top surface 32 a of the semiconductor chip body 32.
  • The via hole 37 can be formed by laser processing or dry etching such as reactive ion etch. The via hole 37 may feature various shapes such as a circle, a triangle and a polygon. The via hole 37 may have a uniform cross-section. Alternatively, the via hole 37 may have a cross-section that is greater or smaller in proportion to its proximity to the top surface 32 a thereof.
  • The via hole 37 is filled with a conductive material to form the conductive via 37 a and extended to the electrode pads on the top surface 32 a of the semiconductor chip body 32 to electrically connect the conductive film 35 with a ground on the substrate.
  • The conductive via 37 a can be formed by electroplating and the conductive material adopts all electroplatable metals such as gold (Au), silver (Ag), copper (Cu), aluminum (Al), nickel (Ni), and tungsten (W).
  • Alternatively, the conductive via 37 a may be formed by vacuum evaporation, sputtering, chemical vapor deposition and by filling-up and sintering of a conductive paste. The conductive material for filling the via hole 37 is exemplified by gold (Au), silver (Ag), copper (Cu), aluminum (Al), nickel (Ni), tungsten (W) and alloys thereof.
  • To easily form the conductive film 35 on the underside surface 32 b of the semiconductor chip body 32, conductive paint is directly applied to the underside surface of the semiconductor chip body or sprayed thereonto.
  • FIG. 3 b is a cross-sectional view illustrating a semiconductor chip package having a semiconductor chip mounted on a substrate.
  • Referring to FIG. 3 b, the semiconductor chip is flip-bonded onto the substrate 31.
  • The semiconductor chip has a body 32 provided with a plurality of electrode pads 38 on a top surface 32 a thereof.
  • A conductive film 35 is formed on an underside surface 32 b of the semiconductor chip body 32 where electrode pads are not formed. Also, a via hole 37 is perforated through the top surface 32 a and the underside surface 32 b of the semiconductor chip body 32.
  • Further, the electrode pads 38 on the top surface 32 a of the semiconductor chip body 32 are connected to lead patterns 39 on the substrate 31 via bumps 33, some of which are ground bumps 33 a connected to a ground on the substrate. The bumps formed between the lead patterns 39 of the substrate 31 and the electrode pads 38 of the semiconductor chip are made of gold, copper, aluminum or alloys thereof, and serve to connect wires of the substrate with the chip.
  • The ground bumps 33 a are made in direct contact with the conductive via 37 a filled with a conductive material in the via hole 37 and serve to electrically connect the conductive film 35 to the ground on the substrate. Of course, although the conductive via 37 a is directly connected to another one of the bumps 33, the conductive via 37 a, if electrically connected to the ground bumps 33 a on the substrate, may realize this feature of the invention.
  • Although not illustrated, a barrier metal film may be formed to facilitate bonding between the ground bumps 33 a and the conductive via 37 a and prevent cracks from heat accompanied by use of the chip, thereby ensuring reliability of the chip. The barrier metal film may be made of one selected from a group consisting of titanium (Ti), titanium nitride (TiN), tantalum nitride (TaN), Ti/TiN and Ta/TaN. The barrier metal film is preferably formed by chemical vapor deposition.
  • The via hole 37 is filled with a conductive material to form the conductive via 37 a and extended to the ground bumps 33 a formed on the electrode pads disposed on the top surface 32 a of the semiconductor chip body 32 to electrically connect the conductive film 35 with the ground on the substrate.
  • In this fashion, the conductive film 35 formed on the underside surface 32 b of the semiconductor chip body 32 is electrically connected to the ground. As a result, electromagnetic wave generated from the semiconductor chip is induced to flow toward the ground, and thus blocked. This accordingly inhibits occurrence of noises. Also, this shields electromagnetic wave induced to the semiconductor chip from the outside, thereby suppressing interference from the electromagnetic wave.
  • The conductive film 35 can be formed merely on the underside surface 32 b of the semiconductor chip body 32 when individual semiconductor chips are applied with a conductive film material separately from one another.
  • Here, at least one via hole is perforated through the top surface and underside surface of the semiconductor chip body 32 and filled with a conductive material. Then a conductive film is formed on the underside surface of the semiconductor chip body to be brought in contact with the conductive material. The conductive film 35 can be easily formed by directly applying or spraying conductive paint for shielding electromagnetic wave.
  • Alternatively, in a structure where the conductive film is formed on the underside surface of the semiconductor chip, the via hole and the conductive film are formed on a wafer before being cut into the unit chips, and then cut into the unit chips. This accordingly simplifies a manufacturing method.
  • FIGS. 4 a to 4 d illustrate a manufacturing method in which the semiconductor chip of FIG. 3 a is fabricated on a wafer.
  • To fabricate the semiconductor chip having a conductive film therein on the wafer, the wafer is prepared, at least one via hole is formed in each of unit chip areas on the wafer, a conductive material is filled in the via hole, a conductive film is formed on an underside surface of the wafer and the wafer is cut into unit chips.
  • Referring to FIG. 4 a, a via hole is formed on each of the unit chip areas to connect from electrode pads on the top surface of the wafer where patterns and the electrode pads are formed to the underside surface of the wafer. FIG. 4 a is a perspective view in which the underside surface of the wafer faces upward. The via hole 47 is formed by mechanical polishing or laser processing. To realize an aspect of the invention, at least one via hole is necessarily formed on each of the unit chip areas. Here, the via hole is connected to one of the electrode pads disposed around patterns (not illustrated) formed on the top surface of the wafer. That is, the electrode pads are connected to a ground of the substrate.
  • Referring to FIG. 4 b, the via hole 47 formed on each of the unit chip areas is filled with a conductive material to form a conductive via 47 a. This allows the conductive film 45 on the underside surface of the semiconductor chip body 42 to electrically connect to the ground of the substrate.
  • Referring to FIG. 4 c, the conductive film is formed on the underside surface of the wafer. The conductive film 45 can be formed by directly applying or spraying conductive paint for shielding electromagnetic wave. This simplifies a process and saves material costs compared with a case where the conductive film is formed-on each of the unit chips.
  • Here, the conductive film 45 is in direct contact with the conductive via 47 a filled with a conductive material in the via hole 47. Preferably, the conductive film 45 is made of the same conductive material filled in the via hole 47.
  • Referring to FIG. 4 d, the wafer is cut into each of the unit chips to produce the semiconductor chip according to the invention. The conductive film 45 is formed on the underside surface of the semiconductor chip body 42 and brought in contact with the conductive material filled in the via hole 47. Accordingly, the conductive via 47 a connects the conductive film 45 with the ground of the substrate.
  • Furthermore, optionally a shielding conductive material may be formed on side surfaces of the cut semiconductor chip to boost shielding effects of the conductive film.
  • Although not illustrated, the cut semiconductor chip is flip bonded onto the substrate to connect the conductive via to the ground of the substrate, thereby producing the semiconductor chip package according to the invention.
  • The embodiments and the accompanying drawings are illustrative only but do not limit the invention. Thus, the conductive film and the via hole can be located variously.
  • As set forth above, according to exemplary embodiments of the invention, when a semiconductor chip is mounted on a substrate, a shielding metal film is connected to a ground to boost shielding effects of electromagnetic wave and ensure the chip to be mounted in a minimal volume.
  • In addition, the semiconductor chip can be fabricated on a wafer to simplify a manufacturing process.
  • While the present invention has been shown and described in connection with the preferred embodiments, it will be apparent to those skilled in the art that modifications and variations can be made without departing from the spirit and scope of the invention as defined by the appended claims.

Claims (8)

1. A semiconductor chip comprising:
a body having a top surface where a pattern is formed, an underside surface opposing the top surface and a plurality of side surfaces;
a plurality of electrode pads formed on the top surface of the body to connect to an external terminal;
a shielding conductive film formed on the surfaces excluding the top surface of the body where the pattern is formed; and
a conductive via extending through the body to connect one of the electrode pads with the conductive film.
2. A semiconductor chip according to claim 1, wherein the electrode pad connected to the conductive via is grounded.
3. A semiconductor chip according to claim 1, wherein the conductive film is formed only on the underside surface of the body.
4. A semiconductor chip package comprising:
a semiconductor chip including:
a body having a top surface where a pattern is formed, an underside surface opposing the top surface and a plurality of side surfaces;
a plurality of electrode pads formed on the top surface of the body to connect to an external terminal;
a shielding conductive film formed on the surfaces excluding the top surface of the body where the pattern is formed; and
a conductive via extending through the body to connect one of the electrode pads with the conductive film,
a substrate where a ground lead pattern and a plurality of lead patterns are formed; and
a plurality of bumps disposed between the respective electrode pads of the semiconductor chip and the respective lead patterns of the substrate to electrically connect the semiconductor chip with the substrate.
5. The semiconductor chip package according to claim 4, wherein the electrode pad connected to the via hole is connected to the ground lead pattern of the substrate.
6. The semiconductor chip package according to claim 4, wherein the conductive film is formed only on the underside surface of the semiconductor chip.
7. A method for manufacturing a semiconductor chip comprising:
forming via holes in a wafer including unit chip areas to connect from an electrode pad on a top surface of a wafer where a pattern is formed to an underside surface of the wafer opposing the top surface so that at least one of the via holes is formed in each of the unit chip areas;
filling the via hole with conductive material;
forming a conductive film on the underside surface of the wafer to contact the conductive material filled in the via hole; and
cutting the wafer into unit chips.
8. The method according to claim 7, further comprising:
forming a shielding conductive material on a side surface of the cut semiconductor chip.
US11/702,131 2006-05-16 2007-02-05 Semiconductor chip, method of manufacturing the semiconductor chip and semiconductor chip package Abandoned US20070267725A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/651,234 US8043896B2 (en) 2006-05-16 2009-12-31 Semiconductor chip, method of manufacturing the semiconductor chip and semiconductor chip package including an inclined via hole

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2006-0043946 2006-05-16
KR1020060043946A KR100691632B1 (en) 2006-05-16 2006-05-16 Semiconductor chip, method of manufacturing the semiconductor chip and semiconductor chip package

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/651,234 Division US8043896B2 (en) 2006-05-16 2009-12-31 Semiconductor chip, method of manufacturing the semiconductor chip and semiconductor chip package including an inclined via hole

Publications (1)

Publication Number Publication Date
US20070267725A1 true US20070267725A1 (en) 2007-11-22

Family

ID=38102845

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/702,131 Abandoned US20070267725A1 (en) 2006-05-16 2007-02-05 Semiconductor chip, method of manufacturing the semiconductor chip and semiconductor chip package
US12/651,234 Expired - Fee Related US8043896B2 (en) 2006-05-16 2009-12-31 Semiconductor chip, method of manufacturing the semiconductor chip and semiconductor chip package including an inclined via hole

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/651,234 Expired - Fee Related US8043896B2 (en) 2006-05-16 2009-12-31 Semiconductor chip, method of manufacturing the semiconductor chip and semiconductor chip package including an inclined via hole

Country Status (4)

Country Link
US (2) US20070267725A1 (en)
JP (2) JP4512101B2 (en)
KR (1) KR100691632B1 (en)
CN (1) CN100527399C (en)

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090186430A1 (en) * 2007-05-24 2009-07-23 Chih-Hua Chen Test Patterns for Detecting Misalignment of Through-Wafer Vias
US7618846B1 (en) 2008-06-16 2009-11-17 Stats Chippac, Ltd. Semiconductor device and method of forming shielding along a profile disposed in peripheral region around the device
US20090325296A1 (en) * 2008-03-25 2009-12-31 New Jersey Institute Of Technology Electrospun electroactive polymers for regenerative medicine applications
US20100244208A1 (en) * 2009-03-25 2010-09-30 Stats Chippac, Ltd. Semiconductor Device and Method of Forming a Shielding Layer Between Stacked Semiconductor Die
US20100324697A1 (en) * 2009-03-12 2010-12-23 New Jersey Institute Of Technology System and method for a piezoelectric scaffold for nerve growth and repair
US20110140247A1 (en) * 2009-12-11 2011-06-16 Reza Argenty Pagaila Integrated circuit packaging system with shielded package and method of manufacture thereof
EP2400545A2 (en) * 2010-06-23 2011-12-28 Broadcom Corporation Package for a wireless enabled integrated circuit
US20130223041A1 (en) * 2012-02-23 2013-08-29 Apple Inc. Low profile, space efficient circuit shields
US8791015B2 (en) 2011-04-30 2014-07-29 Stats Chippac, Ltd. Semiconductor device and method of forming shielding layer over active surface of semiconductor die
US8901945B2 (en) 2011-02-23 2014-12-02 Broadcom Corporation Test board for use with devices having wirelessly enabled functional blocks and method of using same
US8928139B2 (en) 2011-09-30 2015-01-06 Broadcom Corporation Device having wirelessly enabled functional blocks
US9181636B2 (en) 2007-06-18 2015-11-10 New Jersey Institute Of Technology Electrospun ceramic-polymer composite as a scaffold for tissue repair
US9180166B2 (en) 2010-03-12 2015-11-10 New Jersey Institute Of Technology Cartilage repair systems and applications utilizing a glycosaminoglycan mimic
US9192655B2 (en) 2009-03-12 2015-11-24 New Jersey Institute Of Technology System and method for a hydrogel and hydrogel composite for cartilage repair applications
US9476026B2 (en) 2009-03-12 2016-10-25 New Jersey Institute Of Technology Method of tissue repair using a piezoelectric scaffold
US9771557B2 (en) 2009-03-12 2017-09-26 New Jersey Institute Of Technology Piezoelectric scaffold for nerve growth and repair
US20180247897A1 (en) * 2017-02-24 2018-08-30 SK Hynix Inc. Semiconductor package having an electro-magnetic interference shielding or electro-magnetic wave scattering structure
US10081794B2 (en) 2011-04-13 2018-09-25 New Jersey Institute Of Technology System and method for electrospun biodegradable scaffold for bone repair
US20190067137A1 (en) * 2017-08-31 2019-02-28 Micron Technology, Inc. Semiconductor device with a protection mechanism and associated systems, devices, and methods
US10381329B1 (en) 2018-01-24 2019-08-13 Micron Technology, Inc. Semiconductor device with a layered protection mechanism and associated systems, devices, and methods
US10475771B2 (en) 2018-01-24 2019-11-12 Micron Technology, Inc. Semiconductor device with an electrically-coupled protection mechanism and associated systems, devices, and methods

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8040684B2 (en) * 2007-12-31 2011-10-18 Honeywell International Inc. Package for electronic component and method for manufacturing the same
KR101011888B1 (en) * 2008-11-17 2011-02-01 앰코 테크놀로지 코리아 주식회사 Semiconductor package
KR101062848B1 (en) 2009-06-01 2011-09-07 한국과학기술원 Shielding Structure for Cross-talk Shielding in Semiconductor Chips with Through Silicon Vias
US8939347B2 (en) 2010-04-28 2015-01-27 Intel Corporation Magnetic intermetallic compound interconnect
US9847308B2 (en) 2010-04-28 2017-12-19 Intel Corporation Magnetic intermetallic compound interconnect
JP5056895B2 (en) 2010-04-28 2012-10-24 株式会社デンソー Catalyst temperature calculation device
US8434668B2 (en) 2010-05-12 2013-05-07 Intel Corporation Magnetic attachment structure
US8609532B2 (en) * 2010-05-26 2013-12-17 Intel Corporation Magnetically sintered conductive via
US8426948B2 (en) 2010-08-02 2013-04-23 Headway Technologies, Inc. Laminated semiconductor wafer, laminated chip package and method of manufacturing the same
US8426947B2 (en) 2010-08-02 2013-04-23 Headway Technologies, Inc. Laminated semiconductor wafer, laminated chip package and method of manufacturing the same
JP2012109307A (en) * 2010-11-15 2012-06-07 Renesas Electronics Corp Semiconductor device, and method of manufacturing semiconductor device
JP5512566B2 (en) 2011-01-31 2014-06-04 株式会社東芝 Semiconductor device
CN102695405A (en) * 2011-03-23 2012-09-26 环旭电子股份有限公司 Wafer level electromagnetic protection structure and manufacturing method thereof
JP5703245B2 (en) 2012-02-28 2015-04-15 株式会社東芝 Wireless device, information processing device and storage device provided with the same
CN102779811B (en) * 2012-07-20 2015-02-04 华为技术有限公司 Chip package and chip packaging method
JP5710558B2 (en) 2012-08-24 2015-04-30 株式会社東芝 Wireless device, information processing device and storage device including the same
US9419667B2 (en) 2013-04-16 2016-08-16 Skyworks Solutions, Inc. Apparatus and methods related to conformal coating implemented with surface mount devices
JP5684349B1 (en) 2013-09-10 2015-03-11 株式会社東芝 Semiconductor device and inspection method of semiconductor device
JP6315753B2 (en) * 2013-10-01 2018-04-25 オリンパス株式会社 Manufacturing method of semiconductor device
US10004433B2 (en) * 2014-07-07 2018-06-26 Verily Life Sciences Llc Electrochemical sensor chip
KR102295522B1 (en) 2014-10-20 2021-08-30 삼성전자 주식회사 Semiconductor package
US9455157B1 (en) * 2015-09-04 2016-09-27 Anokiwave, Inc. Method and apparatus for mitigating parasitic coupling in a packaged integrated circuit
CN109841597A (en) * 2017-11-24 2019-06-04 讯芯电子科技（中山）有限公司 Subregion is electromagnetically shielded encapsulating structure and manufacturing method
CN108336053A (en) * 2018-03-20 2018-07-27 桂林电子科技大学 The manufacturing method of packaging and packaging
KR102633190B1 (en) 2019-05-28 2024-02-05 삼성전자주식회사 Semiconductor package, and method of manufacturing the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6392290B1 (en) * 2000-04-07 2002-05-21 Siliconix Incorporated Vertical structure for semiconductor wafer-level chip scale packages
US6838748B2 (en) * 2002-05-22 2005-01-04 Sharp Kabushiki Kaisha Semiconductor element with electromagnetic shielding layer on back/side face(s) thereof

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0927576A (en) * 1995-07-11 1997-01-28 Nec Corp Package for semiconductor integrated circuit
KR19980033656A (en) * 1998-05-06 1998-07-25 김훈 Semiconductor package and manufacturing method
JP2000031207A (en) 1998-07-10 2000-01-28 Japan Radio Co Ltd Packaging board and method of flip chip
JP4422323B2 (en) * 2000-12-15 2010-02-24 株式会社ルネサステクノロジ Semiconductor device
JP4085788B2 (en) * 2002-08-30 2008-05-14 日本電気株式会社 SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD, CIRCUIT BOARD, ELECTRONIC DEVICE
JP3908148B2 (en) 2002-10-28 2007-04-25 シャープ株式会社 Multilayer semiconductor device
US6888253B1 (en) * 2004-03-11 2005-05-03 Northrop Grumman Corporation Inexpensive wafer level MMIC chip packaging
JP2006059839A (en) * 2004-08-17 2006-03-02 Oki Electric Ind Co Ltd Semiconductor device and its manufacturing method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6392290B1 (en) * 2000-04-07 2002-05-21 Siliconix Incorporated Vertical structure for semiconductor wafer-level chip scale packages
US6838748B2 (en) * 2002-05-22 2005-01-04 Sharp Kabushiki Kaisha Semiconductor element with electromagnetic shielding layer on back/side face(s) thereof

Cited By (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8431421B2 (en) 2007-05-24 2013-04-30 Taiwan Semiconductor Manufacturing Company, Ltd. Test patterns for detecting misalignment of through-wafer vias
US20090186430A1 (en) * 2007-05-24 2009-07-23 Chih-Hua Chen Test Patterns for Detecting Misalignment of Through-Wafer Vias
US9181636B2 (en) 2007-06-18 2015-11-10 New Jersey Institute Of Technology Electrospun ceramic-polymer composite as a scaffold for tissue repair
US20090325296A1 (en) * 2008-03-25 2009-12-31 New Jersey Institute Of Technology Electrospun electroactive polymers for regenerative medicine applications
US10052412B2 (en) 2008-03-25 2018-08-21 New Jersey Institute Of Technology Electrospun electroactive polymers for regenerative medicine applications
US7618846B1 (en) 2008-06-16 2009-11-17 Stats Chippac, Ltd. Semiconductor device and method of forming shielding along a profile disposed in peripheral region around the device
US20100019359A1 (en) * 2008-06-16 2010-01-28 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Shielding Along a Profile Disposed in Peripheral Region Around the Device
US7880275B2 (en) 2008-06-16 2011-02-01 Stats Chippac, Ltd. Semiconductor device and method of forming shielding along a profile disposed in peripheral region around the device
US9476026B2 (en) 2009-03-12 2016-10-25 New Jersey Institute Of Technology Method of tissue repair using a piezoelectric scaffold
US10420856B2 (en) 2009-03-12 2019-09-24 New Jersey Institute Of Technology Scaffold for tissue growth and repair
US9771557B2 (en) 2009-03-12 2017-09-26 New Jersey Institute Of Technology Piezoelectric scaffold for nerve growth and repair
US20100324697A1 (en) * 2009-03-12 2010-12-23 New Jersey Institute Of Technology System and method for a piezoelectric scaffold for nerve growth and repair
US9334476B2 (en) 2009-03-12 2016-05-10 New Jersey Institute Of Technology Method for nerve growth and repair using a piezoelectric scaffold
US9192655B2 (en) 2009-03-12 2015-11-24 New Jersey Institute Of Technology System and method for a hydrogel and hydrogel composite for cartilage repair applications
US8378383B2 (en) 2009-03-25 2013-02-19 Stats Chippac, Ltd. Semiconductor device and method of forming a shielding layer between stacked semiconductor die
US9583446B2 (en) 2009-03-25 2017-02-28 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming a shielding layer between stacked semiconductor die
US8907498B2 (en) 2009-03-25 2014-12-09 Stats Chippac, Ltd. Semiconductor device and method of forming a shielding layer between stacked semiconductor die
US20100244208A1 (en) * 2009-03-25 2010-09-30 Stats Chippac, Ltd. Semiconductor Device and Method of Forming a Shielding Layer Between Stacked Semiconductor Die
US8304286B2 (en) 2009-12-11 2012-11-06 Stats Chippac Ltd. Integrated circuit packaging system with shielded package and method of manufacture thereof
US20110140247A1 (en) * 2009-12-11 2011-06-16 Reza Argenty Pagaila Integrated circuit packaging system with shielded package and method of manufacture thereof
US9180166B2 (en) 2010-03-12 2015-11-10 New Jersey Institute Of Technology Cartilage repair systems and applications utilizing a glycosaminoglycan mimic
EP2400545A2 (en) * 2010-06-23 2011-12-28 Broadcom Corporation Package for a wireless enabled integrated circuit
EP2400545A3 (en) * 2010-06-23 2013-08-28 Broadcom Corporation Package for a wireless enabled integrated circuit
US8901945B2 (en) 2011-02-23 2014-12-02 Broadcom Corporation Test board for use with devices having wirelessly enabled functional blocks and method of using same
US10081794B2 (en) 2011-04-13 2018-09-25 New Jersey Institute Of Technology System and method for electrospun biodegradable scaffold for bone repair
US9437482B2 (en) 2011-04-30 2016-09-06 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming shielding layer over active surface of semiconductor die
US8791015B2 (en) 2011-04-30 2014-07-29 Stats Chippac, Ltd. Semiconductor device and method of forming shielding layer over active surface of semiconductor die
US8928139B2 (en) 2011-09-30 2015-01-06 Broadcom Corporation Device having wirelessly enabled functional blocks
US20130223041A1 (en) * 2012-02-23 2013-08-29 Apple Inc. Low profile, space efficient circuit shields
US9030841B2 (en) * 2012-02-23 2015-05-12 Apple Inc. Low profile, space efficient circuit shields
US10615129B2 (en) * 2017-02-24 2020-04-07 SK Hynix Inc. Semiconductor package having an electro-magnetic interference shielding or electro-magnetic wave scattering structure
US10157858B2 (en) * 2017-02-24 2018-12-18 SK Hynix Inc. Semiconductor package having an electro-magnetic interference shielding or electro-magnetic wave scattering structure
US20180247897A1 (en) * 2017-02-24 2018-08-30 SK Hynix Inc. Semiconductor package having an electro-magnetic interference shielding or electro-magnetic wave scattering structure
US20190067137A1 (en) * 2017-08-31 2019-02-28 Micron Technology, Inc. Semiconductor device with a protection mechanism and associated systems, devices, and methods
US10580710B2 (en) * 2017-08-31 2020-03-03 Micron Technology, Inc. Semiconductor device with a protection mechanism and associated systems, devices, and methods
US10943842B2 (en) 2017-08-31 2021-03-09 Micron Technology, Inc. Semiconductor device with a protection mechanism and associated systems, devices, and methods
US11756844B2 (en) 2017-08-31 2023-09-12 Micron Technology, Inc. Semiconductor device with a protection mechanism and associated systems, devices, and methods
US10381329B1 (en) 2018-01-24 2019-08-13 Micron Technology, Inc. Semiconductor device with a layered protection mechanism and associated systems, devices, and methods
US10475771B2 (en) 2018-01-24 2019-11-12 Micron Technology, Inc. Semiconductor device with an electrically-coupled protection mechanism and associated systems, devices, and methods
US10615150B2 (en) 2018-01-24 2020-04-07 Micron Technology, Inc. Semiconductor device with a layered protection mechanism and associated systems, devices, and methods
US10741528B2 (en) 2018-01-24 2020-08-11 Micron Technology, Inc. Semiconductor device with an electrically-coupled protection mechanism and associated systems, devices, and methods
US11114415B2 (en) 2018-01-24 2021-09-07 Micron Technology, Inc. Semiconductor device with a layered protection mechanism and associated systems, devices, and methods

Also Published As

Publication number Publication date
US8043896B2 (en) 2011-10-25
JP5409423B2 (en) 2014-02-05
CN101075594A (en) 2007-11-21
US20100105171A1 (en) 2010-04-29
CN100527399C (en) 2009-08-12
JP2010103574A (en) 2010-05-06
JP2007311754A (en) 2007-11-29
KR100691632B1 (en) 2007-03-12
JP4512101B2 (en) 2010-07-28

Similar Documents

Publication Publication Date Title
US8043896B2 (en) Semiconductor chip, method of manufacturing the semiconductor chip and semiconductor chip package including an inclined via hole
US6770822B2 (en) High frequency device packages and methods
TWI471985B (en) Chip package and manufacturing method thereof
US9054115B2 (en) Methods for fabricating an overmolded semiconductor package with wirebonds for electromagnetic shielding
TWI381497B (en) Overmolded semiconductor package with an integrated antenna
US9362209B1 (en) Shielding technique for semiconductor package including metal lid
US7445968B2 (en) Methods for integrated circuit module packaging and integrated circuit module packages
US9653415B2 (en) Semiconductor device packages and method of making the same
US20080064142A1 (en) Method for fabricating a wafer level package having through wafer vias for external package connectivity
JP4606849B2 (en) Semiconductor chip package having decoupling capacitor and manufacturing method thereof
US20080258293A1 (en) Semiconductor device package to improve functions of heat sink and ground shield
US20100270661A1 (en) Semiconductor Device Having Electrical Devices Mounted to IPD Structure and Method of Shielding Electromagnetic Interference
JP2005019568A (en) Stacked semiconductor device
US20040136123A1 (en) Circuit devices and method for manufacturing the same
WO2010050091A1 (en) Semiconductor device
CN111788675A (en) High frequency module
JP2003007910A (en) Semiconductor device
US20230075555A1 (en) Electromagnetic shields with bonding wires for sub-modules
CN215680683U (en) Semiconductor package
JP2002164658A (en) Module board
CN117174691A (en) Radio frequency module chip and preparation method thereof
KR20210124047A (en) Semiconductor package and manufacturing method thereof
JP2003069377A (en) Surface acoustic wave device
JPH1131696A (en) Semiconductor element, semiconductor device and its manufacture
CN116995039A (en) Electronic package module and method for manufacturing the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRO-MECHANICS CO., LTD., KOREA, REPUBL

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, TAE SOO;PARK, YUN HWI;REEL/FRAME:018969/0137;SIGNING DATES FROM 20070102 TO 20070104

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION