US20070145595A1 - High speed interconnect - Google Patents
High speed interconnect Download PDFInfo
- Publication number
- US20070145595A1 US20070145595A1 US11/319,875 US31987505A US2007145595A1 US 20070145595 A1 US20070145595 A1 US 20070145595A1 US 31987505 A US31987505 A US 31987505A US 2007145595 A1 US2007145595 A1 US 2007145595A1
- Authority
- US
- United States
- Prior art keywords
- trench
- high speed
- transmission lines
- speed interconnect
- pair
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000463 material Substances 0.000 claims abstract description 125
- 230000005540 biological transmission Effects 0.000 claims abstract description 43
- 239000004593 Epoxy Substances 0.000 claims description 17
- 238000000034 method Methods 0.000 claims description 11
- 239000004809 Teflon Substances 0.000 claims description 7
- 229920006362 Teflon® Polymers 0.000 claims description 7
- 239000004677 Nylon Substances 0.000 claims description 6
- 239000000919 ceramic Substances 0.000 claims description 6
- 229920001778 nylon Polymers 0.000 claims description 6
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 4
- 238000005530 etching Methods 0.000 claims description 2
- 238000010329 laser etching Methods 0.000 claims description 2
- 238000003801 milling Methods 0.000 claims description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 14
- 229910052802 copper Inorganic materials 0.000 description 10
- 239000010949 copper Substances 0.000 description 10
- 239000011521 glass Substances 0.000 description 10
- 239000004020 conductor Substances 0.000 description 5
- 239000012761 high-performance material Substances 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 239000011889 copper foil Substances 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000003780 insertion Methods 0.000 description 2
- 230000037431 insertion Effects 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000001902 propagating effect Effects 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 238000004026 adhesive bonding Methods 0.000 description 1
- 230000002238 attenuated effect Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 239000004744 fabric Substances 0.000 description 1
- 239000011152 fibreglass Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 239000011343 solid material Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/024—Dielectric details, e.g. changing the dielectric material around a transmission line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P3/00—Waveguides; Transmission lines of the waveguide type
- H01P3/02—Waveguides; Transmission lines of the waveguide type with two longitudinal conductors
- H01P3/08—Microstrips; Strip lines
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
- H05K1/0298—Multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0313—Organic insulating material
- H05K1/0353—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement
- H05K1/0366—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement reinforced, e.g. by fibres, fabrics
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0187—Dielectric layers with regions of different dielectrics in the same layer, e.g. in a printed capacitor for locally changing the dielectric properties
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
- H05K2201/0275—Fibers and reinforcement materials
- H05K2201/029—Woven fibrous reinforcement or textile
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09218—Conductive traces
- H05K2201/09236—Parallel layout
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49128—Assembling formed circuit to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
Definitions
- the inventions generally relate to a high speed interconnect.
- boards such as motherboards and daughter cards, for example, are typically fabricated to hold computer components such as processors, chipsets, memory, etc.
- the boards also include features such as interconnects (for example, bus interconnects) that are used to electrically connect the various components.
- interconnects for example, bus interconnects
- bus data rates continue to scale (for example, in proportion to Moore's Law)
- the traditional materials used to fabricate boards such as motherboards and daughter cards begin to exhibit severe interconnect performance limitations.
- these limitations become one of the primary roadblocks to data rates above 8-10 Gb/s for server and desktop systems, for example.
- PCBs Printed Circuit Boards
- PCI-express Personal Computer
- These performance limitations are generally dominated by two properties of the FR4 material used to fabricate these boards. These two properties include material loss and non-homogeneous dielectric issues. Therefore, a need has arisen for boards such as motherboards and/or daughter cards that do not include performance limitations for high speed interconnect channels.
- FIG. 1 illustrates a graph 100 showing material losses in order to explain some embodiments of the inventions.
- FIG. 2 illustrates a differential pair imbalance 200 in order to explain some embodiments of the inventions.
- FIG. 3 illustrates an interconnect 300 according to some embodiments of the inventions.
- FIG. 4 illustrates an interconnect 400 according to some embodiments of the inventions.
- Some embodiments of the inventions relate to a high speed interconnect.
- Some embodiments relate to a high performance transmission line for high data rates.
- a high speed interconnect includes a layer of FR4 material, a trench in the layer of FR4 material, and a pair of transmission lines located near the trench.
- the trench is filled with a homogenous and/or low loss material.
- a system in some embodiments includes a first device, a second device, and a high speed interconnect to propagate a signal between the first device and the second device.
- the high speed interconnect includes a layer of FR4 material, a trench in the layer of FR4 material, and a pair of transmission lines located near the trench.
- the trench is filled with a homogenous and/or low loss material.
- a method of forming a high speed interconnect includes creating a trench in a layer of FR4 material, inserting a homogenous and/or low loss material into the trench, and forming a pair of transmission lines near the trench.
- PCBs Printed Circuit Boards
- motherboards and daughter cards in the computing and communications industries begin to exhibit severe interconnect performance problems for high speed interconnect channels, including material losses and non-homogenous dielectric issues.
- FIG. 1 illustrates a graph 100 showing material losses due to interactions between a dielectric material (for example, FR4 material) and an electric field of a signal propagating on a transmission line. More specifically, graph 100 illustrates losses that a transmission line routed on FR4 material will induce for a 20 inch differential pair. For example, graph 100 illustrates exemplary measured differential insertion loss over a 20 inch differential pair (microstrip). The material losses are specified by the loss tangent, which is a measure of the “equivalent conductivity” of the material at a given frequency. The loss tangent (TanD) of FR4 is approximately 0.017, which will induce approximately 25 dB of signal loss over a 20 inch trace at 10 GHz (as illustrated in graph 100 ).
- TanD loss tangent
- the signal will be attenuated approximately 95% by the FR4 material properties alone as it propagates from the driver to the receiver. This loss will quickly close the eye seen at the receiver.
- FIG. 2 illustrates a differential pair imbalance 200 due to non-homogeneous material.
- Differential pair transmission lines 202 are shown in a top view at the top of FIG. 2 and a side view at the bottom of FIG. 2 .
- Transmission lines 202 are near (over) a layer of FR4 material 204 illustrated at the bottom of FIG. 2 .
- the FR4 material 204 is shown at the bottom of FIG. 2 as containing an epoxy portion (dark) and a glass portion (oval).
- a differential pair imbalance is caused by the non-homogeneous nature of the FR4 material (see, for example, how the left transmission line 202 at the bottom of FIG. 2 is near the glass material of the FR4 layer 204 and the right transmission line 202 at the bottom of FIG. 2 is near the epoxy material of the FR4 layer 204 ).
- a differential pair for example, 202 in FIG. 2
- a driver for example, a microprocessor
- a receiver for example, a chipset
- Differential pair transmission line design requires that each signal in the pair be identical.
- the FR4 material of layer 204 is a composite manufactured by gluing sheets of fiberglass cloth together. This can, and very often does, create an imbalance between the legs of the differential pair 202 because it is possible for one leg to be routed over a glass bundle and the other leg to be routed over an epoxy trough. Since the dielectric constant between the glass (Er ⁇ 6) and epoxy (Er ⁇ 3) is high, this creates a significant imbalance within the pair 202 .
- AC common mode noise a differential to common mode conversion, otherwise known as AC common mode noise (ACCM).
- the ACCM noise induced by the non-homogenous FR4 material 204 directly reduces the signal amplitude seen at the receiver (eye height) and introduces significant timing errors (eye width) that will easily destroy the signal integrity if not controlled.
- a solution is provided to the dominant problems associated with propagating high speed signals on transmission lines built on traditional FR4 materials.
- the performance of FR4 based channels is significantly increased and data rates are enabled that are greater than 10-15 Gb/s while preserving the use of low cost FR4 material as a primary material for the board (for example, motherboard).
- a trench is formed into FR4 material (for example, by laser etching or milling) and the trench is filled with a low loss and/or homogenous dielectric material prior to bonding of the copper layer and prior to etching of the transmission lines. This allows for a minimizing of signal degradation caused by losses and AC common mode noise.
- FIG. 3 illustrates an interconnect 300 according to some embodiments.
- the interconnect 300 is located on a board.
- interconnect 300 includes an FR4 material layer 304 , a trench 306 formed in the FR4 material layer 304 , glass portions 308 of FR4 material layer 304 , epoxy portions 310 of FR4 material layer 304 , a controlled material 312 inserted into trench 306 , a copper layer 314 , and/or an FR4 core 316 including glass bundle portions 318 (for example, Er ⁇ 6) and epoxy portions 320 (for example, Er ⁇ 3).
- additional portions include transmission lines 352 , an FR4 material layer 354 including glass portions 358 and epoxy portions 360 , and a copper layer 364 .
- an interconnect 300 is formed by forming the trench 306 in the FR4 material 304 and filling trench 306 with the controlled material 312 .
- trench 306 is filled with the controlled material 312 prior to the attachment of a copper foil above trench 306 and/or prior to adding any transmission lines near (for example, over) the trench 306 , controlled material 312 , and/or FR4 material 304 .
- a copper foil is later attached above controlled material 312 in trench 306 and plated in order to form conductors (for example, differential pair transmission lines) above the trench 306 (not shown in FIG. 3 ).
- the trench 306 is formed in a cured FR4 material 304 .
- the trench 306 is milled out of the FR4 material 304 .
- the trench 306 is laser etched out of the FR4 material 304 .
- the controlled material 312 that is inserted into the trench 306 is a low loss and/or homogeneous material.
- the controlled material 312 that is inserted into the trench 306 is a low loss and/or homogeneous dielectric material.
- FIG. 4 illustrates an interconnect 400 according to some embodiments.
- the interconnect 400 is located on a board.
- interconnect 400 includes transmission lines 402 , an FR4 material layer 404 , a trench 406 formed in the FR4 material layer 404 , glass portions 408 of FR4 material layer 404 , epoxy portions 410 of FR4 material layer 404 , a controlled material 412 inserted into trench 406 , a copper layer 414 , and/or an FR4 core 416 including glass bundle portions 418 (for example, Er ⁇ 6) and epoxy portions 420 (for example, Er ⁇ 3).
- additional portions include transmission lines 452 , an FR4 material layer 454 including glass portions 458 and epoxy portions 460 , and a copper layer 464 .
- an interconnect 400 is formed by forming the trench 406 in the FR4 material 404 and filling trench 406 with the controlled material 412 .
- trench 406 is filled with the controlled material 412 prior to the attachment of copper conductors and/or transmission lines 402 near (for example, over) the trench 406 , controlled material 412 , and/or FR4 material 404 .
- the copper conductors are attached above the controlled material 412 after it has been inserted in trench 406 .
- the copper is plated and/or laminated in order to form conductors 402 (for example, differential pair transmission lines) above the trench 406 .
- the trench 406 is formed in a cured FR4 material 404 .
- the trench 406 is milled out of the FR4 material 404 .
- the trench 406 is laser etched out of the FR4 material 404 .
- the controlled material 412 that is inserted into the trench 406 is a low loss and/or homogeneous material.
- the controlled material 412 that is inserted into the trench 406 is a low loss and/or homogeneous dielectric material.
- controlled material 412 is a high performance material, thus providing a localized high performance differential pair of transmission lines 402 .
- a variety of materials may be chosen for insertion into a trench (for example, different materials for controlled material 312 of FIG. 3 and/or controlled material 412 of FIG. 4 ). According to some embodiments different materials may be inserted into a trench depending on desired electrical properties of the transmission line and/or differential pair.
- different exemplary materials that may be inserted into a trench formed in an FR4 layer include but are not limited to one or more of the following materials.
- an epoxy is inserted into a trench.
- epoxy is used to manufacture FR4 boards it is not always necessarily a low loss material.
- epoxy is a homogeneous material.
- Teflon is inserted into a trench.
- the loss tangent of Teflon is 0.0004, which is over 40 times less lossy than FR4.
- Teflon is homogenous so it produces an excellent high speed channel. Both the dielectric losses and ACCM are almost negligible using Teflon in such a manner. The speed of such a transmission line is therefore only limited by copper losses and impedance discontinuities.
- Nylon is inserted into a trench.
- Nylon is approximately 40% less lossy than FR4.
- Nylon can also be made to be homogeneous.
- solid materials such as ceramic or alumina are inserted into a trench (although there may be some difficulties associated with inserting such materials into an FR4 trench, they may still be used in some embodiments). Ceramic is approximately 4 times less lossy than FR4, and ceramic is a homogeneous material.
- any low loss material is inserted into a trench.
- any material having a loss that is lower than a loss of FR4 material is inserted into a trench.
- the useful life of copper interconnects may be dramatically increased by reducing the dielectric losses and the non-homogeneous nature of typical FR4 material.
- two of the top speed limiters of current FR4 material based channels are eliminated (material losses and non-homogeneous material).
- the useful life of FR4 as the preferred high volume low cost material for board (for example, motherboard) manufacture is increased. Although there may be additional cost associated with some embodiments that cost is significantly less than changing the material of the entire board (for example, motherboard, daughter card, and/or other boards).
- very high speed buses may be implemented in a digital system (for example, according to some embodiments, memory buses and/or front side buses).
- Current research shows that currently used FR4 material will be difficult to use in designing buses with high transfer rates (for example, in some embodiments, in excess of 8-10 Gb/sec). Since loss and ACCM are two of the primary performance limiters on the interconnect channel, and the system speed is currently channel limited, according to some embodiments computers can be made to run faster. According to some embodiments interconnect speed will scale with Moore's Law.
- bus performance is optimized while minimizing system cost.
- the industry must currently live with the cost structure provided by FR4.
- motherboards may be manufactured out of high performance materials to better facilitate data rates needed to keep up with processor speed.
- the established low cost FR4 material is integrated with numerous high performance materials. According to some embodiments since high performance material may be used only for select, high speed interconnects and not the whole board, such integration produces the desired performance at a lower cost.
- a board includes an interconnect ( 300 , 400 ) on a top side of the board including transmission lines ( 402 ) located near a controlled material ( 312 , 412 ) and an interconnect on a bottom side of the board including transmission lines ( 352 , 452 ) not located near a controlled material but located near a typical FR4 material layer ( 354 , 454 ).
- the interconnect on the bottom side of the board also includes a controlled material similar to controlled material 312 located near transmission lines 352 , 452 (for example, in a trench formed in layer 354 , 454 ).
- a board can include two high speed interconnects, one at a top side of the board and one at the bottom side of the board according to some embodiments.
- a board includes only one interconnect (that is, a high speed interconnect).
- the elements in some cases may each have a same reference number or a different reference number to suggest that the elements represented could be different and/or similar.
- an element may be flexible enough to have different implementations and work with some or all of the systems shown or described herein.
- the various elements shown in the figures may be the same or different. Which one is referred to as a first element and which is called a second element is arbitrary.
- Coupled may mean that two or more elements are in direct physical or electrical contact. However, “coupled” may also mean that two or more elements are not in direct contact with each other, but yet still co-operate or interact with each other.
- An algorithm is here, and generally, considered to be a self-consistent sequence of acts or operations leading to a desired result. These include physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers or the like. It should be understood, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities.
- Some embodiments may be implemented in one or a combination of hardware, firmware, and software. Some embodiments may also be implemented as instructions stored on a machine-readable medium, which may be read and executed by a computing platform to perform the operations described herein.
- a machine-readable medium may include any mechanism for storing or transmitting information in a form readable by a machine (e.g., a computer).
- a machine-readable medium may include read only memory (ROM); random access memory (RAM); magnetic disk storage media; optical storage media; flash memory devices; electrical, optical, acoustical or other form of propagated signals (e.g., carrier waves, infrared signals, digital signals, the interfaces that transmit and/or receive signals, etc.), and others.
- An embodiment is an implementation or example of the inventions.
- Reference in the specification to “an embodiment,” “one embodiment,” “some embodiments,” or “other embodiments” means that a particular feature, structure, or characteristic described in connection with the embodiments is included in at least some embodiments, but not necessarily all embodiments, of the inventions.
- the various appearances “an embodiment,” “one embodiment,” or “some embodiments” are not necessarily all referring to the same embodiments.
Abstract
In some embodiments a high speed interconnect includes a layer of FR4 material, a trench in the layer of FR4 material, and a pair of transmission lines located near the trench. The trench is filled with a homogenous material. Other embodiments are described and claimed.
Description
- The inventions generally relate to a high speed interconnect.
- In computer systems, boards (or printed circuit boards) such as motherboards and daughter cards, for example, are typically fabricated to hold computer components such as processors, chipsets, memory, etc. The boards also include features such as interconnects (for example, bus interconnects) that are used to electrically connect the various components. As bus data rates continue to scale (for example, in proportion to Moore's Law), the traditional materials used to fabricate boards such as motherboards and daughter cards begin to exhibit severe interconnect performance limitations. As frequencies increase, these limitations become one of the primary roadblocks to data rates above 8-10 Gb/s for server and desktop systems, for example.
- Printed Circuit Boards (PCBs) used in the fabrication of virtually all volume motherboards and daughter cards in the Personal Computer (PC) industry begin to introduce severe performance problems for high speed interconnect channels (for example, PCI-express). These performance limitations are generally dominated by two properties of the FR4 material used to fabricate these boards. These two properties include material loss and non-homogeneous dielectric issues. Therefore, a need has arisen for boards such as motherboards and/or daughter cards that do not include performance limitations for high speed interconnect channels.
- The inventions will be understood more fully from the detailed description given below and from the accompanying drawings of some embodiments of the inventions which, however, should not be taken to limit the inventions to the specific embodiments described, but are for explanation and understanding only.
-
FIG. 1 illustrates agraph 100 showing material losses in order to explain some embodiments of the inventions. -
FIG. 2 illustrates adifferential pair imbalance 200 in order to explain some embodiments of the inventions. -
FIG. 3 illustrates aninterconnect 300 according to some embodiments of the inventions. -
FIG. 4 illustrates aninterconnect 400 according to some embodiments of the inventions. - Some embodiments of the inventions relate to a high speed interconnect.
- Some embodiments relate to a high performance transmission line for high data rates.
- In some embodiments a high speed interconnect includes a layer of FR4 material, a trench in the layer of FR4 material, and a pair of transmission lines located near the trench. The trench is filled with a homogenous and/or low loss material.
- In some embodiments a system includes a first device, a second device, and a high speed interconnect to propagate a signal between the first device and the second device. The high speed interconnect includes a layer of FR4 material, a trench in the layer of FR4 material, and a pair of transmission lines located near the trench. The trench is filled with a homogenous and/or low loss material.
- In some embodiments a method of forming a high speed interconnect includes creating a trench in a layer of FR4 material, inserting a homogenous and/or low loss material into the trench, and forming a pair of transmission lines near the trench.
- According to some embodiments, Printed Circuit Boards (PCBs) used in the fabrication of virtually all volume boards (for example, motherboards and daughter cards in the computing and communications industries) begin to exhibit severe interconnect performance problems for high speed interconnect channels, including material losses and non-homogenous dielectric issues.
-
FIG. 1 illustrates agraph 100 showing material losses due to interactions between a dielectric material (for example, FR4 material) and an electric field of a signal propagating on a transmission line. More specifically,graph 100 illustrates losses that a transmission line routed on FR4 material will induce for a 20 inch differential pair. For example,graph 100 illustrates exemplary measured differential insertion loss over a 20 inch differential pair (microstrip). The material losses are specified by the loss tangent, which is a measure of the “equivalent conductivity” of the material at a given frequency. The loss tangent (TanD) of FR4 is approximately 0.017, which will induce approximately 25 dB of signal loss over a 20 inch trace at 10 GHz (as illustrated in graph 100). This corresponds to a 20 Gbit/s data transmission rate. Consequently, in this example, the signal will be attenuated approximately 95% by the FR4 material properties alone as it propagates from the driver to the receiver. This loss will quickly close the eye seen at the receiver. -
FIG. 2 illustrates adifferential pair imbalance 200 due to non-homogeneous material. Differentialpair transmission lines 202 are shown in a top view at the top ofFIG. 2 and a side view at the bottom ofFIG. 2 .Transmission lines 202 are near (over) a layer ofFR4 material 204 illustrated at the bottom ofFIG. 2 . TheFR4 material 204 is shown at the bottom ofFIG. 2 as containing an epoxy portion (dark) and a glass portion (oval). A differential pair imbalance is caused by the non-homogeneous nature of the FR4 material (see, for example, how theleft transmission line 202 at the bottom ofFIG. 2 is near the glass material of theFR4 layer 204 and theright transmission line 202 at the bottom ofFIG. 2 is near the epoxy material of the FR4 layer 204). - At high frequency rates, it is necessary to use a differential pair (for example, 202 in
FIG. 2 ) to facilitate the propagation of a data signal from a driver (for example, a microprocessor) to a receiver (for example, a chipset). Differential pair transmission line design requires that each signal in the pair be identical. The FR4 material oflayer 204 is a composite manufactured by gluing sheets of fiberglass cloth together. This can, and very often does, create an imbalance between the legs of thedifferential pair 202 because it is possible for one leg to be routed over a glass bundle and the other leg to be routed over an epoxy trough. Since the dielectric constant between the glass (Er˜6) and epoxy (Er˜3) is high, this creates a significant imbalance within thepair 202. - The imbalance causes a differential to common mode conversion, otherwise known as AC common mode noise (ACCM). The ACCM noise induced by the
non-homogenous FR4 material 204 directly reduces the signal amplitude seen at the receiver (eye height) and introduces significant timing errors (eye width) that will easily destroy the signal integrity if not controlled. - According to some embodiments a solution is provided to the dominant problems associated with propagating high speed signals on transmission lines built on traditional FR4 materials. According to some embodiments the performance of FR4 based channels is significantly increased and data rates are enabled that are greater than 10-15 Gb/s while preserving the use of low cost FR4 material as a primary material for the board (for example, motherboard).
- According to some embodiments a trench is formed into FR4 material (for example, by laser etching or milling) and the trench is filled with a low loss and/or homogenous dielectric material prior to bonding of the copper layer and prior to etching of the transmission lines. This allows for a minimizing of signal degradation caused by losses and AC common mode noise.
-
FIG. 3 illustrates aninterconnect 300 according to some embodiments. According to some embodiments theinterconnect 300 is located on a board. According to some embodiments interconnect 300 includes anFR4 material layer 304, atrench 306 formed in theFR4 material layer 304,glass portions 308 ofFR4 material layer 304,epoxy portions 310 ofFR4 material layer 304, a controlledmaterial 312 inserted intotrench 306, acopper layer 314, and/or anFR4 core 316 including glass bundle portions 318 (for example, Er˜6) and epoxy portions 320 (for example, Er˜3). According to some embodiments additional portions includetransmission lines 352, anFR4 material layer 354 includingglass portions 358 andepoxy portions 360, and acopper layer 364. - According to some embodiments an
interconnect 300 is formed by forming thetrench 306 in theFR4 material 304 and fillingtrench 306 with the controlledmaterial 312. According to someembodiments trench 306 is filled with the controlledmaterial 312 prior to the attachment of a copper foil abovetrench 306 and/or prior to adding any transmission lines near (for example, over) thetrench 306, controlledmaterial 312, and/orFR4 material 304. A copper foil is later attached above controlledmaterial 312 intrench 306 and plated in order to form conductors (for example, differential pair transmission lines) above the trench 306 (not shown inFIG. 3 ). According to some embodiments thetrench 306 is formed in a curedFR4 material 304. According to some embodiments thetrench 306 is milled out of theFR4 material 304. According to some embodiments thetrench 306 is laser etched out of theFR4 material 304. According to some embodiments the controlledmaterial 312 that is inserted into thetrench 306 is a low loss and/or homogeneous material. According to some embodiments the controlledmaterial 312 that is inserted into thetrench 306 is a low loss and/or homogeneous dielectric material. -
FIG. 4 illustrates aninterconnect 400 according to some embodiments. According to some embodiments theinterconnect 400 is located on a board. According to someembodiments interconnect 400 includestransmission lines 402, anFR4 material layer 404, a trench 406 formed in theFR4 material layer 404,glass portions 408 ofFR4 material layer 404,epoxy portions 410 ofFR4 material layer 404, a controlledmaterial 412 inserted into trench 406, acopper layer 414, and/or anFR4 core 416 including glass bundle portions 418 (for example, Er˜6) and epoxy portions 420 (for example, Er˜3). According to some embodiments additional portions includetransmission lines 452, anFR4 material layer 454 includingglass portions 458 andepoxy portions 460, and acopper layer 464. - According to some embodiments an
interconnect 400 is formed by forming the trench 406 in theFR4 material 404 and filling trench 406 with the controlledmaterial 412. According to some embodiments trench 406 is filled with the controlledmaterial 412 prior to the attachment of copper conductors and/ortransmission lines 402 near (for example, over) the trench 406, controlledmaterial 412, and/orFR4 material 404. The copper conductors are attached above the controlledmaterial 412 after it has been inserted in trench 406. The copper is plated and/or laminated in order to form conductors 402 (for example, differential pair transmission lines) above the trench 406. According to some embodiments the trench 406 is formed in a curedFR4 material 404. According to some embodiments the trench 406 is milled out of theFR4 material 404. According to some embodiments the trench 406 is laser etched out of theFR4 material 404. According to some embodiments the controlledmaterial 412 that is inserted into the trench 406 is a low loss and/or homogeneous material. According to some embodiments the controlledmaterial 412 that is inserted into the trench 406 is a low loss and/or homogeneous dielectric material. - According to some embodiments, once the trench 406 is created and the controlled
material 412 is inserted a copper foil is attached to the top of controlledmaterial 412. The copper foil is then etched and plated to form signal conductors 402 (for example, transmission lines) that are used, for example, as a differential pair. According to some embodiments controlledmaterial 412 is a high performance material, thus providing a localized high performance differential pair oftransmission lines 402. - According to some embodiments a variety of materials may be chosen for insertion into a trench (for example, different materials for controlled
material 312 ofFIG. 3 and/or controlledmaterial 412 ofFIG. 4 ). According to some embodiments different materials may be inserted into a trench depending on desired electrical properties of the transmission line and/or differential pair. - According to some embodiments different exemplary materials that may be inserted into a trench formed in an FR4 layer include but are not limited to one or more of the following materials.
- According to some embodiments an epoxy is inserted into a trench. Although epoxy is used to manufacture FR4 boards it is not always necessarily a low loss material. However, epoxy is a homogeneous material. According to some embodiments it is relatively easy and cost efficient to create a trench for a high speed transmission line that is filled with epoxy, for example, in order to eliminate ACCM effects. This is particularly useful for very high frequency channels that are, for example, less than approximately 6 inches in length. Since the length is short the losses are less consequential and ACCM noise is limited.
- According to some embodiments Teflon is inserted into a trench. The loss tangent of Teflon is 0.0004, which is over 40 times less lossy than FR4. Teflon is homogenous so it produces an excellent high speed channel. Both the dielectric losses and ACCM are almost negligible using Teflon in such a manner. The speed of such a transmission line is therefore only limited by copper losses and impedance discontinuities.
- According to some embodiments Nylon is inserted into a trench. Nylon is approximately 40% less lossy than FR4. Nylon can also be made to be homogeneous.
- According to some embodiments, solid materials such as ceramic or alumina are inserted into a trench (although there may be some difficulties associated with inserting such materials into an FR4 trench, they may still be used in some embodiments). Ceramic is approximately 4 times less lossy than FR4, and ceramic is a homogeneous material.
- According to some embodiments any low loss material is inserted into a trench. According to some embodiments any material having a loss that is lower than a loss of FR4 material is inserted into a trench.
- According to some embodiments the useful life of copper interconnects may be dramatically increased by reducing the dielectric losses and the non-homogeneous nature of typical FR4 material.
- According to some embodiments two of the top speed limiters of current FR4 material based channels are eliminated (material losses and non-homogeneous material).
- According to some embodiments the useful life of FR4 as the preferred high volume low cost material for board (for example, motherboard) manufacture is increased. Although there may be additional cost associated with some embodiments that cost is significantly less than changing the material of the entire board (for example, motherboard, daughter card, and/or other boards).
- According to some embodiments, very high speed buses may be implemented in a digital system (for example, according to some embodiments, memory buses and/or front side buses). Current research shows that currently used FR4 material will be difficult to use in designing buses with high transfer rates (for example, in some embodiments, in excess of 8-10 Gb/sec). Since loss and ACCM are two of the primary performance limiters on the interconnect channel, and the system speed is currently channel limited, according to some embodiments computers can be made to run faster. According to some embodiments interconnect speed will scale with Moore's Law.
- According to some embodiments bus performance is optimized while minimizing system cost. The industry must currently live with the cost structure provided by FR4. However, according to some embodiments motherboards may be manufactured out of high performance materials to better facilitate data rates needed to keep up with processor speed. Although such high performance materials have proven to be too costly for the manufacture of volume motherboards, according to some embodiments the established low cost FR4 material is integrated with numerous high performance materials. According to some embodiments since high performance material may be used only for select, high speed interconnects and not the whole board, such integration produces the desired performance at a lower cost.
- According to some embodiments as illustrated, for example, in
FIG. 3 andFIG. 4 , a board includes an interconnect (300, 400) on a top side of the board including transmission lines (402) located near a controlled material (312, 412) and an interconnect on a bottom side of the board including transmission lines (352, 452) not located near a controlled material but located near a typical FR4 material layer (354, 454). However, according to some embodiments the interconnect on the bottom side of the board also includes a controlled material similar to controlledmaterial 312 located neartransmission lines 352, 452 (for example, in a trench formed inlayer 354, 454). In this manner a board can include two high speed interconnects, one at a top side of the board and one at the bottom side of the board according to some embodiments. Similarly, according to some embodiments a board includes only one interconnect (that is, a high speed interconnect). - Although some embodiments have been described in reference to particular implementations, other implementations are possible according to some embodiments. Additionally, the arrangement and/or order of circuit elements or other features illustrated in the drawings and/or described herein need not be arranged in the particular way illustrated and described. Many other arrangements are possible according to some embodiments.
- In each system shown in a figure, the elements in some cases may each have a same reference number or a different reference number to suggest that the elements represented could be different and/or similar. However, an element may be flexible enough to have different implementations and work with some or all of the systems shown or described herein. The various elements shown in the figures may be the same or different. Which one is referred to as a first element and which is called a second element is arbitrary.
- In the description and claims, the terms “coupled” and “connected,” along with their derivatives, may be used. It should be understood that these terms are not intended as synonyms for each other. Rather, in particular embodiments, “connected” may be used to indicate that two or more elements are in direct physical or electrical contact with each other. “Coupled” may mean that two or more elements are in direct physical or electrical contact. However, “coupled” may also mean that two or more elements are not in direct contact with each other, but yet still co-operate or interact with each other.
- An algorithm is here, and generally, considered to be a self-consistent sequence of acts or operations leading to a desired result. These include physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers or the like. It should be understood, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities.
- Some embodiments may be implemented in one or a combination of hardware, firmware, and software. Some embodiments may also be implemented as instructions stored on a machine-readable medium, which may be read and executed by a computing platform to perform the operations described herein. A machine-readable medium may include any mechanism for storing or transmitting information in a form readable by a machine (e.g., a computer). For example, a machine-readable medium may include read only memory (ROM); random access memory (RAM); magnetic disk storage media; optical storage media; flash memory devices; electrical, optical, acoustical or other form of propagated signals (e.g., carrier waves, infrared signals, digital signals, the interfaces that transmit and/or receive signals, etc.), and others.
- An embodiment is an implementation or example of the inventions. Reference in the specification to “an embodiment,” “one embodiment,” “some embodiments,” or “other embodiments” means that a particular feature, structure, or characteristic described in connection with the embodiments is included in at least some embodiments, but not necessarily all embodiments, of the inventions. The various appearances “an embodiment,” “one embodiment,” or “some embodiments” are not necessarily all referring to the same embodiments.
- Not all components, features, structures, characteristics, etc. described and illustrated herein need be included in a particular embodiment or embodiments. If the specification states a component, feature, structure, or characteristic “may”, “might”, “can” or “could” be included, for example, that particular component, feature, structure, or characteristic is not required to be included. If the specification or claim refers to “a” or “an” element, that does not mean there is only one of the element. If the specification or claims refer to “an additional” element, that does not preclude there being more than one of the additional element.
- Although flow diagrams and/or state diagrams may have been used herein to describe embodiments, the inventions are not limited to those diagrams or to corresponding descriptions herein. For example, flow need not move through each illustrated box or state, or in exactly the same order as illustrated and described herein.
- The inventions are not restricted to the particular details listed herein. Indeed, those skilled in the art having the benefit of this disclosure will appreciate that many other variations from the foregoing description and drawings may be made within the scope of the present inventions. Accordingly, it is the following claims including any amendments thereto that define the scope of the inventions.
Claims (32)
1. A high speed interconnect comprising:
a layer of FR4 material;
a trench in the layer of FR4 material, wherein the trench is filled with a homogenous material;
a pair of transmission lines located near the trench.
2. The high speed interconnect of claim 1 , wherein the homogenous material is at least one of an epoxy, Teflon, nylon, alumina, and ceramic.
3. The high speed interconnect of claim 1 , wherein the homogenous material is a material that is less lossy than FR4.
4. The high speed interconnect of claim 1 , wherein the homogenous material is a low loss material.
5. The high speed interconnect of claim 1 , wherein the pair of transmission lines is a differential pair of transmission lines.
6. The high speed interconnect of claim 1 , wherein the high speed interconnect is a bus.
7. The high speed interconnect of claim 6 , wherein the bus is a memory bus.
8. The high speed interconnect of claim 6 , wherein the bus is a front side bus.
9. The high speed interconnect of claim 1 , wherein the pair of transmission lines is located over the trench.
10. A method of forming a high speed interconnect comprising:
creating a trench in a layer of FR4 material;
inserting a homogenous material into the trench; and
forming a pair of transmission lines near the trench.
11. The method of claim 10 , wherein the trench in the layer of FR4 material is created by milling.
12. The method of claim 10 , wherein the trench in the layer of FR4 material is created by laser etching.
13. The method of claim 10 , wherein the pair of transmission lines are formed by etching.
14. The method of claim 10 , wherein the homogenous material is at least one of an epoxy, Teflon, nylon, alumina, and ceramic.
15. The method of claim 10 , wherein the homogenous material is a material that is less lossy than FR4.
16. The method of claim 10 , wherein the homogenous material is a low loss material.
17. The method of claim 10 , wherein the pair of transmission lines is a differential pair of transmission lines.
18. The method of claim 10 , wherein the high speed interconnect is a bus.
19. The method of claim 10 , wherein the pair of transmission lines is formed over the trench.
20. A system comprising:
a first device;
a second device; and
a high speed interconnect to propagate a signal between the first device and the second device, the high speed interconnect including:
a layer of FR4 material;
a trench in the layer of FR4 material, wherein the trench is filled with a homogenous material;
a pair of transmission lines located near the trench.
21. The system of claim 20 , wherein the first device is a processor and the second device is a chipset.
22. The system of claim 20 , wherein the first device is a chipset and the second device is a memory.
23. The system of claim 20 , wherein the high speed interconnect is included in a board.
24. The system of claim 20 , wherein the first device and the second device are on the board.
25. The system of claim 20 , wherein the homogenous material is at least one of an epoxy, Teflon, nylon, alumina, and ceramic.
26. The system of claim 20 , wherein the homogenous material is a material that is less lossy than FR4.
27. The system of claim 20 , wherein the homogenous material is a low loss material.
28. The system of claim 20 , wherein the pair of transmission lines is a differential pair of transmission lines.
29. The system of claim 20 , wherein the high speed interconnect is a bus.
30. The system of claim 29 , wherein the bus is a memory bus.
31. The system of claim 29 , wherein the bus is a front side bus.
32. The system of claim 20 , wherein the pair of transmission lines is located over the trench.
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/319,875 US20070145595A1 (en) | 2005-12-27 | 2005-12-27 | High speed interconnect |
GB0809457.5A GB2446336B (en) | 2005-12-27 | 2006-12-07 | High speed interconnect |
CN200680049494.6A CN101351923B (en) | 2005-12-27 | 2006-12-07 | High speed interconnect |
DE112006003502T DE112006003502T5 (en) | 2005-12-27 | 2006-12-07 | High speed interconnect |
PCT/US2006/047147 WO2007075315A1 (en) | 2005-12-27 | 2006-12-07 | High speed interconnect |
TW095146280A TW200810619A (en) | 2005-12-27 | 2006-12-11 | High speed interconnect |
US12/055,443 US8732942B2 (en) | 2005-12-27 | 2008-03-26 | Method of forming a high speed interconnect |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/319,875 US20070145595A1 (en) | 2005-12-27 | 2005-12-27 | High speed interconnect |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/055,443 Division US8732942B2 (en) | 2005-12-27 | 2008-03-26 | Method of forming a high speed interconnect |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070145595A1 true US20070145595A1 (en) | 2007-06-28 |
Family
ID=37836769
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/319,875 Abandoned US20070145595A1 (en) | 2005-12-27 | 2005-12-27 | High speed interconnect |
US12/055,443 Expired - Fee Related US8732942B2 (en) | 2005-12-27 | 2008-03-26 | Method of forming a high speed interconnect |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/055,443 Expired - Fee Related US8732942B2 (en) | 2005-12-27 | 2008-03-26 | Method of forming a high speed interconnect |
Country Status (6)
Country | Link |
---|---|
US (2) | US20070145595A1 (en) |
CN (1) | CN101351923B (en) |
DE (1) | DE112006003502T5 (en) |
GB (1) | GB2446336B (en) |
TW (1) | TW200810619A (en) |
WO (1) | WO2007075315A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090080832A1 (en) * | 2005-12-30 | 2009-03-26 | Intel Corporation | Quasi-waveguide printed circuit board structure |
EP2400821A1 (en) * | 2010-06-17 | 2011-12-28 | Fujitsu Limited | Wiring substrate |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070145595A1 (en) | 2005-12-27 | 2007-06-28 | Hall Stephen H | High speed interconnect |
JP5664019B2 (en) | 2009-10-28 | 2015-02-04 | Tdk株式会社 | Wireless power feeder, wireless power transmission system, and table and table lamp using the same |
US8729735B2 (en) | 2009-11-30 | 2014-05-20 | Tdk Corporation | Wireless power feeder, wireless power receiver, and wireless power transmission system |
CN105530769B (en) * | 2014-09-30 | 2019-02-05 | 深南电路有限公司 | A kind of processing method and printed circuit board of printed circuit board |
JP2018018935A (en) * | 2016-07-27 | 2018-02-01 | イビデン株式会社 | Printed wiring board and manufacturing method of the same |
TWI785886B (en) * | 2021-11-10 | 2022-12-01 | 凌華科技股份有限公司 | Circuit board structure for mobile pci express module |
Citations (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5426399A (en) * | 1993-02-04 | 1995-06-20 | Mitsubishi Electric Corp | Film carrier signal transmission line having separating grooves |
US5732173A (en) * | 1995-01-09 | 1998-03-24 | Minnesota Mining And Manufacturing Company | Microreplicated optical module |
US6072699A (en) * | 1998-07-21 | 2000-06-06 | Intel Corporation | Method and apparatus for matching trace lengths of signal lines making 90°/180° turns |
US6144576A (en) * | 1998-08-19 | 2000-11-07 | Intel Corporation | Method and apparatus for implementing a serial memory architecture |
US6175239B1 (en) * | 1998-12-29 | 2001-01-16 | Intel Corporation | Process and apparatus for determining transmission line characteristic impedance |
US6249142B1 (en) * | 1999-12-20 | 2001-06-19 | Intel Corporation | Dynamically terminated bus |
US6346842B1 (en) * | 1997-12-12 | 2002-02-12 | Intel Corporation | Variable delay path circuit |
US6353539B1 (en) * | 1998-07-21 | 2002-03-05 | Intel Corporation | Method and apparatus for matched length routing of back-to-back package placement |
US6362973B1 (en) * | 2000-03-14 | 2002-03-26 | Intel Corporation | Multilayer printed circuit board with placebo vias for controlling interconnect skew |
US6366466B1 (en) * | 2000-03-14 | 2002-04-02 | Intel Corporation | Multi-layer printed circuit board with signal traces of varying width |
US6414574B1 (en) * | 1999-11-12 | 2002-07-02 | Krohne Messtechnik Gmbh & Co. Kg | Potential-free connection for microwave transmission line |
US6429383B1 (en) * | 1999-04-14 | 2002-08-06 | Intel Corporation | Apparatus and method for improving circuit board solder |
US6477614B1 (en) * | 1998-09-30 | 2002-11-05 | Intel Corporation | Method for implementing multiple memory buses on a memory module |
US20030117786A1 (en) * | 2001-12-20 | 2003-06-26 | Intel Corporation | Electromagnetic interference waveguide shield with absorber layer |
US6621384B1 (en) * | 2000-12-28 | 2003-09-16 | Nortel Networks Limited | Technology implementation of suspended stripline within multi-layer substrate used to vary time delay and to maximize the reach of signals with high data rates or high frequencies |
US6624519B1 (en) * | 1997-04-24 | 2003-09-23 | Micron Technology, Inc. | Aluminum based alloy bridge structure and method of forming same |
US6630629B2 (en) * | 2000-01-27 | 2003-10-07 | Sanyo Electric Co., Ltd. | Wiring substrate |
US6642158B1 (en) * | 2002-09-23 | 2003-11-04 | Intel Corporation | Photo-thermal induced diffusion |
US6672902B2 (en) * | 2001-12-12 | 2004-01-06 | Intel Corporation | Reducing electromagnetic interference (EMI) emissions |
US6674648B2 (en) * | 2001-07-23 | 2004-01-06 | Intel Corporation | Termination cards and systems therefore |
US6747216B2 (en) * | 2002-02-04 | 2004-06-08 | Intel Corporation | Power-ground plane partitioning and via connection to utilize channel/trenches for power delivery |
US20040135656A1 (en) * | 2003-01-13 | 2004-07-15 | Xandex, Inc. | Flex-circuit-based high speed transmission line |
US20040155733A1 (en) * | 2002-12-31 | 2004-08-12 | Kun-Ching Chen | High frequency substrate |
US6788222B2 (en) * | 2001-01-16 | 2004-09-07 | Intel Corporation | Low weight data encoding for minimal power delivery impact |
US20040173822A1 (en) * | 2003-03-05 | 2004-09-09 | Achyut Dutta | High speed electronics interconnect and method of manufacture |
US6800946B2 (en) * | 2002-12-23 | 2004-10-05 | Motorola, Inc | Selective underfill for flip chips and flip-chip assemblies |
US6803527B2 (en) * | 2002-03-26 | 2004-10-12 | Intel Corporation | Circuit board with via through surface mount device contact |
US6852932B2 (en) * | 2000-05-26 | 2005-02-08 | Visteon Global Technologies, Inc. | Circuit board with air-bridge |
US20050063637A1 (en) * | 2003-09-22 | 2005-03-24 | Mershon Jayne L. | Connecting a component with an embedded optical fiber |
US20050063638A1 (en) * | 2003-09-24 | 2005-03-24 | Alger William O. | Optical fibers embedded in a printed circuit board |
US6882762B2 (en) * | 2001-09-27 | 2005-04-19 | Intel Corporation | Waveguide in a printed circuit board and method of forming the same |
US6891899B2 (en) * | 2001-03-19 | 2005-05-10 | Intel Corporation | System and method for bit encoding to increase data transfer rate |
US6916183B2 (en) * | 2003-03-04 | 2005-07-12 | Intel Corporation | Array socket with a dedicated power/ground conductor bus |
US20050221066A1 (en) * | 2004-03-31 | 2005-10-06 | Brist Gary A | Carrier substrate with a thermochromatic coating |
US20050241850A1 (en) * | 2004-04-29 | 2005-11-03 | International Business Machines Corporation | Method and structures for implementing customizable dielectric printed circuit card traces |
US6992899B2 (en) * | 2003-03-21 | 2006-01-31 | Intel Corporation | Power delivery apparatus, systems, and methods |
US7020792B2 (en) * | 2002-04-30 | 2006-03-28 | Intel Corporation | Method and apparatus for time domain equalization |
US7022919B2 (en) * | 2003-06-30 | 2006-04-04 | Intel Corporation | Printed circuit board trace routing method |
US7043706B2 (en) * | 2003-03-11 | 2006-05-09 | Intel Corporation | Conductor trace design to reduce common mode cross-talk and timing skew |
US20060148281A1 (en) * | 2004-12-30 | 2006-07-06 | Horine Bryce D | Connection of package, board, and flex cable |
US7121841B2 (en) * | 2004-11-10 | 2006-10-17 | Intel Corporation | Electrical socket with compressible domed contacts |
US20070001789A1 (en) * | 2005-06-29 | 2007-01-04 | Intel Corporation | Waveguide cable |
US20070001907A1 (en) * | 2005-06-29 | 2007-01-04 | Stephen Hall | Method, apparatus, and system for parallel plate mode signaling |
US20070000687A1 (en) * | 2005-06-30 | 2007-01-04 | Brist Gary A | Apparatus and method for an embedded air dielectric for a package and a printed circuit board |
US20070037432A1 (en) * | 2005-08-11 | 2007-02-15 | Mershon Jayne L | Built up printed circuit boards |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001230606A (en) * | 2000-02-15 | 2001-08-24 | Matsushita Electric Ind Co Ltd | Microstrip line and microwave device using the same |
US6737883B2 (en) | 2001-12-17 | 2004-05-18 | Intel Corporation | Transmission mode signaling with a slot |
JP2003258510A (en) * | 2002-02-26 | 2003-09-12 | Matsushita Electric Ind Co Ltd | Wired transmission line |
AU2003241784A1 (en) * | 2002-05-28 | 2003-12-12 | Matsushita Electric Works, Ltd. | Material for substrate mounting optical circuit-electric circuit mixedly and substrate mounting optical circuit-electric circuit mixedly |
ATE515108T1 (en) * | 2003-09-12 | 2011-07-15 | Panasonic Corp | TUNABLE THIN FILM VOLUME WAVE RESONATOR, PRODUCTION METHOD THEREOF, FILTER, MULTI-LAYER COMPOSITE ELECTRONIC COMPONENT AND COMMUNICATION DEVICE |
US20050208749A1 (en) | 2004-03-17 | 2005-09-22 | Beckman Michael W | Methods for forming electrical connections and resulting devices |
US7843057B2 (en) | 2005-11-17 | 2010-11-30 | Intel Corporation | Method of making a fiber reinforced printed circuit board panel and a fiber reinforced panel made according to the method |
US20070145595A1 (en) | 2005-12-27 | 2007-06-28 | Hall Stephen H | High speed interconnect |
US20070154156A1 (en) | 2005-12-30 | 2007-07-05 | Gary Brist | Imprinted waveguide printed circuit board structure |
US7480435B2 (en) | 2005-12-30 | 2009-01-20 | Intel Corporation | Embedded waveguide printed circuit board structure |
US20070154157A1 (en) | 2005-12-30 | 2007-07-05 | Horine Bryce D | Quasi-waveguide printed circuit board structure |
US20070274656A1 (en) | 2005-12-30 | 2007-11-29 | Brist Gary A | Printed circuit board waveguide |
-
2005
- 2005-12-27 US US11/319,875 patent/US20070145595A1/en not_active Abandoned
-
2006
- 2006-12-07 CN CN200680049494.6A patent/CN101351923B/en not_active Expired - Fee Related
- 2006-12-07 GB GB0809457.5A patent/GB2446336B/en not_active Expired - Fee Related
- 2006-12-07 DE DE112006003502T patent/DE112006003502T5/en not_active Withdrawn
- 2006-12-07 WO PCT/US2006/047147 patent/WO2007075315A1/en active Application Filing
- 2006-12-11 TW TW095146280A patent/TW200810619A/en unknown
-
2008
- 2008-03-26 US US12/055,443 patent/US8732942B2/en not_active Expired - Fee Related
Patent Citations (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5426399A (en) * | 1993-02-04 | 1995-06-20 | Mitsubishi Electric Corp | Film carrier signal transmission line having separating grooves |
US5732173A (en) * | 1995-01-09 | 1998-03-24 | Minnesota Mining And Manufacturing Company | Microreplicated optical module |
US6624519B1 (en) * | 1997-04-24 | 2003-09-23 | Micron Technology, Inc. | Aluminum based alloy bridge structure and method of forming same |
US6346842B1 (en) * | 1997-12-12 | 2002-02-12 | Intel Corporation | Variable delay path circuit |
US6353539B1 (en) * | 1998-07-21 | 2002-03-05 | Intel Corporation | Method and apparatus for matched length routing of back-to-back package placement |
US6072699A (en) * | 1998-07-21 | 2000-06-06 | Intel Corporation | Method and apparatus for matching trace lengths of signal lines making 90°/180° turns |
US6144576A (en) * | 1998-08-19 | 2000-11-07 | Intel Corporation | Method and apparatus for implementing a serial memory architecture |
US6587912B2 (en) * | 1998-09-30 | 2003-07-01 | Intel Corporation | Method and apparatus for implementing multiple memory buses on a memory module |
US6477614B1 (en) * | 1998-09-30 | 2002-11-05 | Intel Corporation | Method for implementing multiple memory buses on a memory module |
US6175239B1 (en) * | 1998-12-29 | 2001-01-16 | Intel Corporation | Process and apparatus for determining transmission line characteristic impedance |
US6429383B1 (en) * | 1999-04-14 | 2002-08-06 | Intel Corporation | Apparatus and method for improving circuit board solder |
US6414574B1 (en) * | 1999-11-12 | 2002-07-02 | Krohne Messtechnik Gmbh & Co. Kg | Potential-free connection for microwave transmission line |
US6249142B1 (en) * | 1999-12-20 | 2001-06-19 | Intel Corporation | Dynamically terminated bus |
US6630629B2 (en) * | 2000-01-27 | 2003-10-07 | Sanyo Electric Co., Ltd. | Wiring substrate |
US6362973B1 (en) * | 2000-03-14 | 2002-03-26 | Intel Corporation | Multilayer printed circuit board with placebo vias for controlling interconnect skew |
US6366466B1 (en) * | 2000-03-14 | 2002-04-02 | Intel Corporation | Multi-layer printed circuit board with signal traces of varying width |
US6852932B2 (en) * | 2000-05-26 | 2005-02-08 | Visteon Global Technologies, Inc. | Circuit board with air-bridge |
US6621384B1 (en) * | 2000-12-28 | 2003-09-16 | Nortel Networks Limited | Technology implementation of suspended stripline within multi-layer substrate used to vary time delay and to maximize the reach of signals with high data rates or high frequencies |
US6788222B2 (en) * | 2001-01-16 | 2004-09-07 | Intel Corporation | Low weight data encoding for minimal power delivery impact |
US6891899B2 (en) * | 2001-03-19 | 2005-05-10 | Intel Corporation | System and method for bit encoding to increase data transfer rate |
US6674648B2 (en) * | 2001-07-23 | 2004-01-06 | Intel Corporation | Termination cards and systems therefore |
US6882762B2 (en) * | 2001-09-27 | 2005-04-19 | Intel Corporation | Waveguide in a printed circuit board and method of forming the same |
US6672902B2 (en) * | 2001-12-12 | 2004-01-06 | Intel Corporation | Reducing electromagnetic interference (EMI) emissions |
US20030117786A1 (en) * | 2001-12-20 | 2003-06-26 | Intel Corporation | Electromagnetic interference waveguide shield with absorber layer |
US6747216B2 (en) * | 2002-02-04 | 2004-06-08 | Intel Corporation | Power-ground plane partitioning and via connection to utilize channel/trenches for power delivery |
US6803527B2 (en) * | 2002-03-26 | 2004-10-12 | Intel Corporation | Circuit board with via through surface mount device contact |
US7020792B2 (en) * | 2002-04-30 | 2006-03-28 | Intel Corporation | Method and apparatus for time domain equalization |
US7064063B2 (en) * | 2002-09-23 | 2006-06-20 | Intel Corporation | Photo-thermal induced diffusion |
US6642158B1 (en) * | 2002-09-23 | 2003-11-04 | Intel Corporation | Photo-thermal induced diffusion |
US6800946B2 (en) * | 2002-12-23 | 2004-10-05 | Motorola, Inc | Selective underfill for flip chips and flip-chip assemblies |
US20040155733A1 (en) * | 2002-12-31 | 2004-08-12 | Kun-Ching Chen | High frequency substrate |
US20040135656A1 (en) * | 2003-01-13 | 2004-07-15 | Xandex, Inc. | Flex-circuit-based high speed transmission line |
US6916183B2 (en) * | 2003-03-04 | 2005-07-12 | Intel Corporation | Array socket with a dedicated power/ground conductor bus |
US20040174223A1 (en) * | 2003-03-05 | 2004-09-09 | Dutta Achyut | High speed electronics interconnect and method of manufacture |
US20040173822A1 (en) * | 2003-03-05 | 2004-09-09 | Achyut Dutta | High speed electronics interconnect and method of manufacture |
US20060123371A1 (en) * | 2003-03-11 | 2006-06-08 | Brist Gary A | Conductor trace design to reduce common mode cross-talk and timing skew |
US7043706B2 (en) * | 2003-03-11 | 2006-05-09 | Intel Corporation | Conductor trace design to reduce common mode cross-talk and timing skew |
US6992899B2 (en) * | 2003-03-21 | 2006-01-31 | Intel Corporation | Power delivery apparatus, systems, and methods |
US7022919B2 (en) * | 2003-06-30 | 2006-04-04 | Intel Corporation | Printed circuit board trace routing method |
US20050063637A1 (en) * | 2003-09-22 | 2005-03-24 | Mershon Jayne L. | Connecting a component with an embedded optical fiber |
US20050063638A1 (en) * | 2003-09-24 | 2005-03-24 | Alger William O. | Optical fibers embedded in a printed circuit board |
US20050221066A1 (en) * | 2004-03-31 | 2005-10-06 | Brist Gary A | Carrier substrate with a thermochromatic coating |
US20050241850A1 (en) * | 2004-04-29 | 2005-11-03 | International Business Machines Corporation | Method and structures for implementing customizable dielectric printed circuit card traces |
US7121841B2 (en) * | 2004-11-10 | 2006-10-17 | Intel Corporation | Electrical socket with compressible domed contacts |
US20060258184A1 (en) * | 2004-11-10 | 2006-11-16 | Alger William O | Electrical socket with compressible domed contacts |
US20060148281A1 (en) * | 2004-12-30 | 2006-07-06 | Horine Bryce D | Connection of package, board, and flex cable |
US20070001789A1 (en) * | 2005-06-29 | 2007-01-04 | Intel Corporation | Waveguide cable |
US20070001907A1 (en) * | 2005-06-29 | 2007-01-04 | Stephen Hall | Method, apparatus, and system for parallel plate mode signaling |
US20070000687A1 (en) * | 2005-06-30 | 2007-01-04 | Brist Gary A | Apparatus and method for an embedded air dielectric for a package and a printed circuit board |
US20070037432A1 (en) * | 2005-08-11 | 2007-02-15 | Mershon Jayne L | Built up printed circuit boards |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090080832A1 (en) * | 2005-12-30 | 2009-03-26 | Intel Corporation | Quasi-waveguide printed circuit board structure |
EP2400821A1 (en) * | 2010-06-17 | 2011-12-28 | Fujitsu Limited | Wiring substrate |
US8648260B2 (en) | 2010-06-17 | 2014-02-11 | Fujitsu Limited | Wiring substrate |
Also Published As
Publication number | Publication date |
---|---|
GB2446336B (en) | 2012-02-15 |
CN101351923A (en) | 2009-01-21 |
TW200810619A (en) | 2008-02-16 |
DE112006003502T5 (en) | 2009-04-09 |
GB2446336A (en) | 2008-08-06 |
US8732942B2 (en) | 2014-05-27 |
GB0809457D0 (en) | 2008-07-02 |
US20080172872A1 (en) | 2008-07-24 |
WO2007075315A1 (en) | 2007-07-05 |
CN101351923B (en) | 2014-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8732942B2 (en) | Method of forming a high speed interconnect | |
US8624687B2 (en) | Differential signal crosstalk reduction | |
EP3231264B1 (en) | Vertical trench routing in a substrate | |
US20070004241A1 (en) | High speed active flex cable link | |
US9444162B1 (en) | DIMM connector region vias and routing | |
JP2008130976A (en) | Printed wiring board | |
CN102074264A (en) | Flexible printed circuit and electric apparatus and optical disc drive having flexible printed circuit | |
CN107077176B (en) | Two-part electrical connector | |
US6710266B2 (en) | Add-in card edge-finger design/stackup to optimize connector performance | |
JP5320704B2 (en) | Multilayer printed circuit board, connection structure between multilayer printed circuit board and coaxial connector | |
US9750129B2 (en) | Absorbing termination in an interconnect | |
US7800459B2 (en) | Ultra-high bandwidth interconnect for data transmission | |
CN108112162A (en) | Signal transmssion line and its design method, flexible printed circuit board | |
US20070016707A1 (en) | Configuration connector for information handling system circuit boards | |
US11026321B2 (en) | Information handling system comprising a processor coupled to a board and including a differential trace pair having a first straight differential trace and a second serpentine shape differential trace | |
US8920188B2 (en) | Integrated connector/flex cable | |
TWI388251B (en) | Flexible printed circuit board | |
US10923842B1 (en) | Systems and methods for signal integrity insertion loss minimization in input/output backplanes | |
CN210042395U (en) | Interconnected printed circuit board | |
Wu | High density on-package direct cable attachment for hundred-Gbps chip-to-chip interconnects | |
US10716206B2 (en) | Flexible printed circuit board return path design with aligned companion trace on ground plane | |
JP2017198880A (en) | Optical modulator with FPC and optical transmitter using the same | |
KR200445733Y1 (en) | High speed digital transmission signal line | |
Pai et al. | Gigabit data transmission with a novel flexible printed circuit structure | |
WO2015116087A1 (en) | Signal interface component for a printed circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HALL, STEPHEN H.;HORINE, BRYCE D.;BRIST, GARY A.;AND OTHERS;REEL/FRAME:019495/0574;SIGNING DATES FROM 20070613 TO 20070618 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |