Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20070050077 A1
Publication typeApplication
Application numberUS 11/551,793
Publication date1 Mar 2007
Filing date23 Oct 2006
Priority date30 Oct 2003
Also published asUS7186651, US20050095863, US20060175294
Publication number11551793, 551793, US 2007/0050077 A1, US 2007/050077 A1, US 20070050077 A1, US 20070050077A1, US 2007050077 A1, US 2007050077A1, US-A1-20070050077, US-A1-2007050077, US2007/0050077A1, US2007/050077A1, US20070050077 A1, US20070050077A1, US2007050077 A1, US2007050077A1
InventorsJoe Tran, Chad Kaneshige, Brian Kirkpatrick
Original AssigneeTexas Instruments Incorporated
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Chemical Mechanical Polishing Method and Apparatus
US 20070050077 A1
Abstract
A method for removing material from the surface of a semiconductor wafer with a chemical mechanical polishing process is described. The method uses a polishing pad on which a line-pattern of grooves is formed. The pattern comprises orderly spaced grooved-area and area without grooves. The method combines information of the surface topography of the wafer, the nature of the material to be removed, and the available groove pattern on the surface of the polishing pad to generate a process recipe in which the resident time of portions of the semiconductor wafer spends at the grooved and un-grooved areas of the polishing pad during the chemical mechanical polishing process is pre-determined.
Images(3)
Previous page
Next page
Claims(2)
1. A system for removing material from a surface of a semiconductor wafer, comprising
a. a chemical mechanical polisher;
b. a measuring means for measuring a topography of a semiconductor wafer surface;
c. an inputting means for inputting wafer information including the nature and the amount of the material to be removed, the topographic measurement of the semiconductor wafer surface, and the chemical mechanical polisher information including a pattern information of a polishing surface of a polishing pad, the pattern information including location of a pattern of flow channels on of the polishing surface and location of a portion of the polishing surface free of flow channels;
d. a storing means for storing information of step c; and
e. a recipe generator for generating a recipe including parameter of resident time of a portion of the semiconductor wafer in the channeled portion of the polishing surface and the resident time of a portion of the semiconductor wafer in the channel-free portion of the polishing surface, based on the information stored in the storing means in step d.
2. The system of claim 1, in which the inputting means, the storing means, and the recipe generator are parts of a computer system.
Description
  • [0001]
    This is a divisional of U.S. application Ser. No. 10/697,676 filed Oct. 30, 2003, which is incorporated herein by reference in its entirety.
  • BACKGROUND OF THE INVENTION
  • [0002]
    This invention relates to semiconductor processing, particularly to a chemical mechanical polishing method and apparatus with which to achieve superior global and local wafer planarity control.
  • [0003]
    Modern integrated-circuit technology is capable of packing a large number of circuit-components at near the surface of a semiconductor wafer by scaling down the feature size of the circuit-components and connects the components with a large number of metal lines imbedded in a matrix of multiple layers of metal and dielectric material. Beneath the silicon wafer surface, the circuit-elements are isolated from each other by regions of silicon dioxide in shallow trenches to prevent unwanted electrical current passage between the circuit-elements.
  • [0004]
    Because of the downward scaling of the feature size and the increasing complexity of interconnecting scheme, the wafer process requires a high degree of wafer surface planarization. Specifically, the wafer surface must be planarized locally as well as globally after the formation of the shallow trenches and at all interconnect levels. Currently the technique of chemical mechanical polishing is the only satisfactory technique with which the necessary degree of planarization can be achieved.
  • [0005]
    In a chemical mechanical polishing operation, a semiconductor wafer is mounted upside down on a wafer-carrier, and the carrier is pressed downward against a polishing pad, which is motion with respect to the rotating wafer-carrier. Slurry comprised of silica or cerium oxide particles, for example, suspended in alkaline to slightly acid solution drips onto the polishing pad that has flow channels machined to transport the slurry beneath the rotating wafer carrier where it polishes the wafer surface.
  • [0006]
    The most popular type of chemical mechanical polisher is the rotary polisher in which both a platen and the wafer-carrier rotate. The carrier holds the wafer face down, and applies a downward force against the surface of the pad. The pad is mounted on a rotating platen by waterproof adhesive. The wafer-carrier rotates about the center point of the wafer and it oscillates along a radius of the platen such that the entire wafer surface contacts the polishing pad during the polishing operation.
  • [0007]
    Some types of the polishing pads are made of materials that absorb the slurry; other types are made of materials that do not have the ability to absorb the slurry.
  • [0008]
    The rate of removal of the target material is a function of the pressure that the pad exerts on the wafer surface, the relative speed between the pad and the wafer surface, and the nature of the slurry.
  • BRIEF DESCRIPTION OF DRAWINGS
  • [0009]
    FIG. 1 depicts a cross section of a semiconductor wafer.
  • [0010]
    FIG. 2 depicts a polishing pad with a flow-channel pattern of the present invention.
  • [0011]
    FIG. 3 depicts a cross section of another semiconductor wafer.
  • [0012]
    FIG. 4 depicts another polishing pad with a flow-channel pattern of the present invention.
  • [0013]
    FIG. 5 depicts a flowchart of a chemical mechanical polishing process of the present invention.
  • DESCRIPTION OF THE PREFERRED EMBODIMENT
  • [0014]
    The applicants recognize that with today's rotary chemical mechanical polisher, different portions of the wafer experience different relative speed with respect to the polishing pad during the polishing operation. The applicants also recognize that different processes that deposit the target material on the wafer surface may effects different built-in non-planarity on the wafer surface. In certain instances, the target material coating on the wafer may be thicker at the center while in other instances the coating is thicker at the edges.
  • [0015]
    The applicants further recognize that the rate of removing the target material depends on the presence of the slurry at the point where the wafer contacts the polishing pad. With a polishing pad made of material such as polyurethane, polycarbonate, nylon, acrylic polymer, or polyester, the slurry is transported to the contact point by the flow channels machined onto the polishing pad. Therefore, the rate of target material removal is a function of the dimension and density of the flow channels—a wafer gliding over an area on the polishing pad that has more densely placed flow channels will have more of the target material removed than over an area that has more sparsely placed flow channels.
  • [0016]
    Therefore, the applicants discovered that with a properly designed flow-channel pattern, desired planarity can be achieved even when the surface topography of the target material as formed is highly un-planar. The following exemplary embodiments are for the purpose of describing this invention.
  • [0017]
    FIG. 1 depicts the cross-section view of a silicon wafer 10 with a deposited layer of silicon dioxide 20. The dioxide layer may be formed following the formation of shallow trench isolation.
  • [0018]
    In FIG. 1, the silicon dioxide layer 20 is outwardly tapered—its thickness at the center of the wafer is greater than at the edge of the wafer. In order to compensate for this outward-tapering, it is advantageous to use a polishing pad that has a pattern of flow channels as depicted in FIG. 2.
  • [0019]
    FIG. 2 depicts a polishing pad 100, which may be made of material such as polyurethane. FIG. 2 also depicts two areas A and B of the polishing pad and the enlargements A′ and B′ of the two areas, and the flow channels in the areas. Note that the spacing between the flow channels in area A is ‘a’ and the spacing between the flow channels in area B is ‘b’. To polish an outwardly tapered wafer, the more favorable flow-channel pattern for polishing pad should be such that ‘a’ is wider than ‘b’—in some cases, area A may be free of any flow-channels. It is applicants' observation that during the polishing operation, the wafer and the wafer carrier oscillates along a line OP while rotating. As a result, the edge of the wafer travels along the edge of an ellipse E while the center portion of the wafer is confined in the interior of the ellipse E. A flow channel pattern such as depicted in FIG. 2 will achieve a polishing rate is lower at the edge of the wafer because of the more sparsely spaced flow channels at the location A.
  • [0020]
    FIG. 3 depicts the cross-section view of another silicon wafer 30 with a layer 40 coated on the top surface. In this case, the layer 40 is inwardly tapered so that it is thinner at the center than at the edge of the wafer. Layer 30 may be deposited on the silicon with a spin-on process. In order to compensate for inward-tapering, it is advantageous to use a polishing pad that has a pattern of flow channels as depicted in FIG. 4.
  • [0021]
    FIG. 4 depicts another polishing pad and two areas C and D on the polishing pad. Also depicted in FIG. 4 are the enlargements C′ and D′ of the two areas and the flow channels in the areas. The spacing between the flow channels in area C is ‘c’ and the spacing between the flow-channels in area D is ‘d’. To polish a inwardly-tapering wafer, the more favorable flow-channel pattern should be such that ‘d’ is wider than ‘c’—in some cases are D may be free of any flow-channels. A polishing pad having a flow-channel pattern as depicted in FIG. 4 removes the target material more slowly at the center of the wafer because of the more sparsely spaced flow-channels.
  • [0022]
    FIG. 5 is a flowchart for a chemical mechanical polishing process of the present invention. The process starts by providing a wafer having a coating of target material with a known surface topography to be polished 200. This topography may be ascertained by scanning the top surface of each wafer or by sample-scanning a representative wafer in a wafer-lot. As explained earlier, the topography of the coating is generally a function of how the coating is formed and the nature of the coating material. In case of a spin-on film such as a spin-on-glass, the film tends to be inwardly tapered as the spun-on material gets pushed outwardly by the centrifugal force of spinning operation to the edge of the wafer. In case of electro-plating, the location of the electrode and the current path in the wafer surface may cause the film to be outwardly tapered.
  • [0023]
    The next step is to select a polishing pad of a proper flow-channel pattern 300. As explained in the previous paragraphs, for a given relative polishing speed, an area of denser flow-channel usually removes target material at a higher rate.
  • [0024]
    The next step is to provide a recipe for the CMP operation 400. The recipe may include the rotational speed for the platen—polishing pad and the rotational speed for the wafer-carrier, the frequency of the wafer carrier oscillating along a radius of the platen, the slurry feeding rate, and endpoint detection data or a predetermined polishing time.
  • [0025]
    The next step is the actual polishing 500 of the wafer according to the recipe 400. When the predetermined polishing time is reached or when the endpoint detection mechanism triggers, the CMP operation is terminated 600.
  • [0026]
    The present invention may be applied to semiconductor wafer other than silicon. For example, the CMP method is applicable on compound semiconductor material. It is applicable on SiGe material. The target film may comprise other material such as silicon, tungsten or copper. The flow-channel may be of more than one width and one depth.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4728552 *6 Jul 19841 Mar 1988Rodel, Inc.Substrate containing fibers of predetermined orientation and process of making the same
US4841680 *20 Sep 198827 Jun 1989Rodel, Inc.Inverted cell pad material for grinding, lapping, shaping and polishing
US4927432 *25 Mar 198622 May 1990Rodel, Inc.Pad material for grinding, lapping and polishing
US5177908 *22 Jan 199012 Jan 1993Micron Technology, Inc.Polishing pad
US5257478 *31 Jan 19922 Nov 1993Rodel, Inc.Apparatus for interlayer planarization of semiconductor material
US5394655 *31 Aug 19937 Mar 1995Texas Instruments IncorporatedSemiconductor polishing pad
US5486129 *25 Aug 199323 Jan 1996Micron Technology, Inc.System and method for real-time control of semiconductor a wafer polishing, and a polishing head
US5489233 *8 Apr 19946 Feb 1996Rodel, Inc.Polishing pads and methods for their use
US5578362 *12 Jul 199426 Nov 1996Rodel, Inc.Polymeric polishing pad containing hollow polymeric microelements
US5605760 *21 Aug 199525 Feb 1997Rodel, Inc.Polishing pads
US5900164 *20 Oct 19974 May 1999Rodel, Inc.Method for planarizing a semiconductor device surface with polymeric pad containing hollow polymeric microelements
US6033520 *9 Oct 19967 Mar 2000Ebara CorporationApparatus for and method of polishing workpiece
US6306009 *19 Nov 199923 Oct 2001Micron Technology, Inc.System for real-time control of semiconductor wafer polishing
US6612916 *8 Jan 20012 Sep 20033M Innovative Properties CompanyArticle suitable for chemical mechanical planarization processes
US6736709 *3 Aug 200018 May 2004Rodel Holdings, Inc.Grooved polishing pads for chemical mechanical planarization
US6824455 *19 Sep 200330 Nov 2004Applied Materials, Inc.Polishing pad having a grooved pattern for use in a chemical mechanical polishing apparatus
US20020151253 *8 Jan 200117 Oct 2002Kollodge Jeffrey S.Polishing pad and method of use thereof
US20050085169 *14 Oct 200421 Apr 2005Cooper Richard D.Polishing pad for use in chemical - mechanical palanarization of semiconductor wafers and method of making same
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US799121626 Mar 20082 Aug 2011National Taiwan University Of Science And TechnologyMethod of analyzing effective polishing frequency and number of polishing times on polishing pads having different patterns and profiles
US20080312876 *26 Mar 200818 Dec 2008National Taiwan University Of Science And TechnologyMethod of analyzing effective polishing frequency and number of polishing times on polishing pads having different patterns and profiles
Classifications
U.S. Classification700/121, 438/14, 257/E21.244, 700/164
International ClassificationG06F19/00, B24B37/04, H01L21/3105
Cooperative ClassificationH01L21/31053, B24B37/26
European ClassificationB24B37/26, H01L21/3105B2