US20070002611A1 - Operating an information storage cell array - Google Patents
Operating an information storage cell array Download PDFInfo
- Publication number
- US20070002611A1 US20070002611A1 US11/172,742 US17274205A US2007002611A1 US 20070002611 A1 US20070002611 A1 US 20070002611A1 US 17274205 A US17274205 A US 17274205A US 2007002611 A1 US2007002611 A1 US 2007002611A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- cell
- array
- transistor
- coupled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
- G11C11/405—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with three charge-transfer gates, e.g. MOS transistors, per cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4085—Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4094—Bit-line management or control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/062—Differential amplifiers of non-latching type, e.g. comparators, long-tailed pairs
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/067—Single-ended amplifiers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
Definitions
- An embodiment of the invention is directed to an integrated circuit having an information storage cell array, and techniques for reading a cell of the array in a manner that increases a difference in signal voltages from the cell. Other embodiments are also described.
- Microelectronic information storage arrays such as those used in caches and memories, have been expanding in capacity and size to accommodate greater information storage needs. This has led to the development of storage arrays that are denser, that is, have a greater number of cells per unit area of an integrated circuit die.
- DRAMs dynamic random access memories
- an array that includes single-transistor gain cells (that amplify a small storage charge) has been proposed.
- a problem with such an array is that its gain cell, which is made of one or more metal oxide semiconductor (MOS) field effect transistor (FET) devices, exhibits relatively significant leakage from the gate structure of the FET device at a storage node of the cell.
- MOS metal oxide semiconductor
- Refresh refers to the periodic referencing of the storage cells in the array, which typically recharges the data-storage nodes of the cell in order to maintain data integrity.
- Data integrity may also be improved by adding a “discrete” or non-parasitic capacitor structure to the storage node. This helps reduce the required refresh rate for the array, however, it does make the gain cell larger and therefore reduces the array density.
- a two-transistor gain cell has been proposed with such a discrete capacitor on the storage node. N. Ikeda, et al. “A Novel Logic Compatible Gain Cell With Two Transistors and One Capacitor”, (2000 Symposium on VLSI Technology, pages 168-169, June 2000).
- FIG. 1 shows a conceptual block diagram of an information storage cell array having word line and bit line circuitry, according to an embodiment of the invention.
- FIG. 2 shows example bit line and word line voltage waveforms for the embodiment of FIG. 1 .
- FIG. 3 is a conceptual block diagram of a two-transistor, p-channel gain cell array, according to an embodiment of the invention.
- FIG. 4 and FIG. 5 are example voltage waveforms for the read word line and read bit line of the embodiment of FIG. 3 .
- FIG. 6 is a conceptual diagram of a two-transistor n-channel gain cell array, according to an embodiment of the invention.
- FIG. 7 and FIG. 8 show example voltage waveforms for the embodiment of FIG. 6 .
- FIG. 9 is a conceptual block diagram of a system with an integrated circuit microprocessor device having embedded memory containing a storage cell array, according to an embodiment of the invention.
- FIG. 1 shows a conceptual block diagram of an information storage cell array having word line and bit line circuitry, according to an embodiment of the invention. This is an example of an array that is two-dimensional, and has storage cells 104 in a rectangular, M ⁇ N array. In the example shown, each row of cells 104 in the array is coupled to a respective pair of word lines 106 , 108 .
- Word line 106 also referred to as a write word line, conducts current to develop an input voltage to every cell of its row, during a cell write.
- word line 108 also referred to as a read word line, conducts current to develop another input voltage to every cell of its row, during a cell read.
- the waveforms of the signals that are conducted on these word lines are shaped by the word line conditioning circuitry 112 and may differ depending upon the design of the storage cell 104 (examples of which will be given below).
- the array also has bit line conditioning circuitry 114 that is coupled to bit lines 116 , 118 , and shapes the waveforms on those conductors.
- the bit lines 116 , 118 may be coupled to every storage cell 104 of an associated column of cells.
- the read bit line 118 is to develop or conduct an output voltage from every cell of its column, during a cell read.
- the write bit line 116 is to develop or conduct an input voltage to every cell in its column.
- the conditioning circuitry 112 , 114 are designed to source or sink current as needed to develop the required voltages on the word lines or bit lines. Different ways of implementing the circuitry 112 , 114 are possible and are within the level of ordinary skill in the art. Some examples, however, will be given below.
- the array of FIG. 1 also has a separate sense amplifier 120 that is coupled to each read bit line 118 , and serves to compare the voltage on the bit line 118 to a reference voltage, Vref. The output of the sense amplifier 120 is then used to determine the current state of a storage cell 104 . For example, in the case of a binary cell, the output dout of the amplifier 120 is the current state of the cell.
- a method for operating the storage cell array of FIG. 1 includes the following operations.
- a signal on the write bit line 116 may be asserted to a first voltage V 1 .
- V 1 a first voltage
- FIG. 2 the example waveform shows the voltage on bit line 116 is raised from V 3 to V 1 and stays at V 1 for a certain interval before falling back down to V 3 . Note that the pulse width in this case is substantially greater than the rise time or fall time of the signal.
- a signal on the read word line 108 may be asserted, in a direction of, but without reaching, V 1 .
- the pulse width is substantially greater than either rise time or the fall time. Processing the read by asserting the word line signal in the manner described, that is preventing it from reaching V 1 , helps increase the voltage differential at the output of the storage cell, between two different states. In the example of a binary cell, having states “0” and “1”, FIG.
- V 1 may be essentially a power supply voltage of the array (also referred to sometimes as “Vcc” or “Vdd”).
- V 3 would in most cases be essentially the power return voltage of the array, namely Vss or ground (0 volts)
- V 1 could be essentially Vcc.
- V 1 would be lower, e.g. essentially V 3 .
- Such a cell could be placed in a hold state (to hold its current, programmed or written state), by deasserting the signal on both the read bit line and the read word line 106 , to essentially Vss.
- the new word line voltage V 2 may be derived from Vcc on-chip with the array, or it may be generated off-chip.
- V 1 may be essentially the power return voltage of the array (e.g., equal to Vss+Vds), and the signals on the bit line 116 and word line 118 are asserted in the reverse direction as that shown in FIG. 2 .
- reading the cell in addition to asserting the signal on the read word line 108 , may involve waiting a predetermined time interval T ( FIG. 2 ) after asserting the word line signal, before capturing a voltage on the read bit line 118 .
- T a predetermined time interval
- This capture would be accomplished using, for example, the sense amplifier 120 , and where the reference voltage Vref would be set to approximately one-half the difference between Vbl — 0 and Vbl — 1.
- the M ⁇ 1 “unselected” storage cells 104 ( FIG. 1 ) are not capable of resisting the effects of, for example, too large a voltage on the read bit line 118 .
- Those cells might introduce what is referred to here as a distortion current contribution to the signal on the read bit line 118 , distorting the read operation for the selected cell (1,1). This effect will be explained further below in connection with the n-channel and p-channel embodiments of FIGS. 3 and 6 .
- the voltage difference between the read bit line 118 and each of the other read word lines 108 of the array should not exceed a threshold voltage Vt of a particular FET in a cell of that group of other cells.
- Vt threshold voltage
- Additional circuitry may be added to the bit line conditioning circuitry 114 and/or the word line conditioning circuitry 112 , to limit the total voltage swing on the read bit line 118 (at least during the read operation), to less than Vt.
- FIG. 3 shows a conceptual block diagram of a two-transistor, p-channel gain cell array, according to an embodiment of the invention.
- each cell 304 is coupled to a respective set of word lines and bit lines.
- the cell 304 at position (0,0) is coupled to bit lines wbl 0 and rbl 0 , and is coupled to word lines wwl 0 and rwl 0 .
- the cell 304 is composed of only p-channel MOS field effect transistors 308 and 310 , with the gate electrode of transistor 310 being coupled to the drain electrode of transistor 308 as shown, at a storage node 309 .
- a write occurs when wwl is driven low, so that the transistor 308 (also referred to as the write device) is turned on.
- Vlow may be essentially Vss for the array.
- a logic “1” may be written into the cell when wbl is driven high (to Vhigh), in which case the storage node will move to Vhigh-Vsd.
- Vhigh may be essentially equal to or less than Vcc for the array.
- the transistor 310 (also referred to as the read device) remains off during the entire write operation. This may be achieved by maintaining both rwl and rbl at essentially power supply return voltage, e.g. ground or “zero” volts, plus Vds (the drain-source drop across an n-channel MOS transistor).
- a read operation begins with rwl, for the selected row only, being pulled to a higher voltage, for example to essentially the power supply voltage.
- this high voltage may be Vcc-Vsd, where Vcc is the exact power supply voltage and Vsd is a source-drain voltage drop of a transistor switch that is used to pull up rwl. Pulling up rwl in this case causes the read device (transistor 310 ) to be turned on, since its gate electrode will be at a lower voltage than rwl.
- a read current is thus injected into rbl by the read device, and its magnitude depends on the source to gate voltage of the read device, namely Vrwl-Vsn, where Vsn is the voltage on storage node 309 .
- FIG. 4 illustrates this effect using example waveforms, where the voltage differential between the different states, on rbl, is depicted during a read operation. Since, in this example, the cell is a binary cell in that it can store any one of only two different states, the sense amplifier 120 can detect the current state by simply comparing the voltage on rbl to that of a reference bit line (not shown).
- wwl for that cell is maintained at a relatively high voltage related to wbl, and rwl and rbl for the cell may be maintained at essentially the same, relatively low voltage.
- Wbl may be either at a high or a low voltage.
- These low and high voltages are selected such that both of the transistors 308 , 310 are turned off, and the voltage at the storage node 309 is preserved.
- the storage node 309 is subject to leakage, particularly where the gate oxide thickness of the transistor 310 is small, such that the voltage at the storage node 309 begins to gradually collapse toward the power supply return voltage. In most cases, an array of such cells will need a periodic refresh cycle, despite the use of the technique described here for adjusting the word line voltage during read, so as to increase the voltage differential that will be sensed on the read bit line.
- FIG. 5 An increased output voltage differential, according to an embodiment of the invention, is depicted in the example waveform of FIG. 5 .
- a separate voltage is used for the read word line (rwl), that is substantially lower than Vcc, and in particular by more than 2 ⁇ Vsd ( FIG. 4 ).
- Vrbl — 0 is captured, at the end of the interval T, at about the same voltage as that of FIG. 4 (without the word line adjustment), Vrbl — 1 is substantially lower, therefore yielding increased differential. Note, however, that the interval T needed to develop Vrbl — 0 and Vrbl — 1 is longer, since the current that is drawn into rbl is smaller in the case of FIG. 5 (with word line adjustment).
- the voltage on the bit line for state “1” may be sensed as (I 1 ⁇ Iref)*T/Cbit and in the case of the cell storing a “0”, the as sensed bit line voltage may be given by (Iref ⁇ I 0 )*T/Cbit where Iref is the current created by a dummy storage cell on a reference bit line (not shown), T is the time interval needed to develop the captured bit line voltage (see FIGS. 4 and 5 ), and Cbit is the effective capacitance of the read bit line.
- Vbl_diff (1 ⁇ 2)[(I 1 ⁇ I 0 )/I 0 ]*Vt Increasing the ratio (I 1 ⁇ I 0 )/I 0 results in a larger Vbl_diff. It has been discovered, in the case of a p-channel array, that reducing Vrwl, that is the voltage on the read word line while its signal is asserted, increases that ratio and therefore increases the differential voltage Vbl_diff.
- FIGS. 7 and 8 show example waveforms for such read word line and read bit line signals of the embodiment of FIG. 6 , where FIG. 7 illustrates the situation where no word line adjustment has been applied, while FIG. 8 shows the application of word line adjustment as described above, leading to increased voltage differential between the different states of the cell.
- each cell 604 is composed of only a transistor 608 (write device) and a transistor 610 (read device). Both are n-channel MOS FETs.
- the source of the transistor 608 is coupled to the gate of transistor 610 .
- the unselected cells 604 at positions (1,0) and (2,0) are shown in dotted lines, where once again it is desirable that the distortion current shown in dotted lines that may be introduced by the write devices of these unselected cells is kept to a minimum during the read operation. This may be achieved by, for example, limiting the downward swing on rbl to no more than Vt below the highest possible voltage at the storage node 609 (here, essentially Vcc), at least during the read operation.
- FIG. 9 a conceptual block diagram of a system with an integrated circuit (IC) microprocessor device 904 having embedded memory 912 containing a storage cell array according to an embodiment of the invention is shown.
- the device 904 is an example of a logic integrated circuit device that is typically manufactured using a logic fabrication process, rather than one that is designed primarily for stand alone solid state memory devices (e.g., DRAM).
- the IC device 904 has a processor 908 and embedded memory 912 that is on-chip with the processor.
- the embedded memory 912 may have an array as described above, including, for example, a two-transistor n-channel or p-channel gain cell array, that is coupled to be accessed by the processor for obtaining stored instructions to be executed by the processor that define an operating system, application program, or firmware.
- the processor 908 and/or the embedded memory 912 are communicatively coupled to devices external to the IC device 904 , by way of on-chip I/O buffers 910 .
- another type of logic IC device may be fitted with the embedded memory 912 , including, for example, an application specific integrated circuit.
- Yet another application of the storage cell arrays described above may be in stand alone, DRAM devices.
- the system also has an I/O controller 918 that may be part of a system interface chipset.
- the I/O controller 918 translates commands from the processor to, for example, store a file, into lower level commands suitable to control one or more devices that makeup a non-volatile, mass storage 916 .
- the I/O controller 918 may also support a graphics adapter function, to provide the needed control information to a display device 920 .
- Other system embodiments of the storage cell array are possible.
- the invention is not limited to the specific embodiments described above.
- the storage cells shown in the embodiments of FIGS. 3 and 6 have no discrete, shunt capacitor between the read and write devices
- the word line adjustment mechanism described above may also be applied to cell arrays in which such capacitors, e.g. MOS capacitors, are connected to the storage node to further help with data integrity.
- the mechanism for comparing the voltage on a read bit line to a reference voltage may be different than the sense amplifier topology shown.
- the reference voltage may be derived other than through the use of a dummy cell on a reference bit line.
- the voltage assignments of the different states that can be stored by a storage cell may be different. Accordingly, other embodiments are within the scope of the claims.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
Abstract
Description
- An embodiment of the invention is directed to an integrated circuit having an information storage cell array, and techniques for reading a cell of the array in a manner that increases a difference in signal voltages from the cell. Other embodiments are also described.
- Microelectronic information storage arrays, such as those used in caches and memories, have been expanding in capacity and size to accommodate greater information storage needs. This has led to the development of storage arrays that are denser, that is, have a greater number of cells per unit area of an integrated circuit die. For example, in the field of dynamic random access memories (DRAMs), an array that includes single-transistor gain cells (that amplify a small storage charge) has been proposed. A problem with such an array is that its gain cell, which is made of one or more metal oxide semiconductor (MOS) field effect transistor (FET) devices, exhibits relatively significant leakage from the gate structure of the FET device at a storage node of the cell. As the dimensions of the cell and its constituent transistors decrease, the time interval over which the state of the cell can be retained and read out, without requiring a “refresh”, is reduced, due to this leakage. Refresh refers to the periodic referencing of the storage cells in the array, which typically recharges the data-storage nodes of the cell in order to maintain data integrity.
- Data integrity may also be improved by adding a “discrete” or non-parasitic capacitor structure to the storage node. This helps reduce the required refresh rate for the array, however, it does make the gain cell larger and therefore reduces the array density. A two-transistor gain cell has been proposed with such a discrete capacitor on the storage node. N. Ikeda, et al. “A Novel Logic Compatible Gain Cell With Two Transistors and One Capacitor”, (2000 Symposium on VLSI Technology, pages 168-169, June 2000).
- The embodiments of the invention are illustrated by way of example and not by way of limitation in the figures of the accompanying drawings in which like references indicate similar elements. It should be noted that references to “an” embodiment of the invention in this disclosure are not necessarily to the same embodiment, and they mean at least one.
-
FIG. 1 shows a conceptual block diagram of an information storage cell array having word line and bit line circuitry, according to an embodiment of the invention. -
FIG. 2 shows example bit line and word line voltage waveforms for the embodiment ofFIG. 1 . -
FIG. 3 is a conceptual block diagram of a two-transistor, p-channel gain cell array, according to an embodiment of the invention. -
FIG. 4 andFIG. 5 are example voltage waveforms for the read word line and read bit line of the embodiment ofFIG. 3 . -
FIG. 6 is a conceptual diagram of a two-transistor n-channel gain cell array, according to an embodiment of the invention. -
FIG. 7 andFIG. 8 show example voltage waveforms for the embodiment ofFIG. 6 . -
FIG. 9 is a conceptual block diagram of a system with an integrated circuit microprocessor device having embedded memory containing a storage cell array, according to an embodiment of the invention. - According to an embodiment of the invention, data integrity in a storage cell array may be better maintained, by increasing the sensed voltage differential at the output of the storage cell that represents two different states. This may be achieved, for example, by adjusting an input voltage to the cell, so as to increase a difference in output voltages of two different states.
FIG. 1 shows a conceptual block diagram of an information storage cell array having word line and bit line circuitry, according to an embodiment of the invention. This is an example of an array that is two-dimensional, and hasstorage cells 104 in a rectangular, M×N array. In the example shown, each row ofcells 104 in the array is coupled to a respective pair ofword lines line 106, also referred to as a write word line, conducts current to develop an input voltage to every cell of its row, during a cell write. Similarly,word line 108, also referred to as a read word line, conducts current to develop another input voltage to every cell of its row, during a cell read. The waveforms of the signals that are conducted on these word lines are shaped by the wordline conditioning circuitry 112 and may differ depending upon the design of the storage cell 104 (examples of which will be given below). - The array also has bit
line conditioning circuitry 114 that is coupled tobit lines bit lines storage cell 104 of an associated column of cells. The readbit line 118 is to develop or conduct an output voltage from every cell of its column, during a cell read. Thewrite bit line 116 is to develop or conduct an input voltage to every cell in its column. Theconditioning circuitry circuitry - In addition to the conditioning circuitry, the array of
FIG. 1 also has aseparate sense amplifier 120 that is coupled to eachread bit line 118, and serves to compare the voltage on thebit line 118 to a reference voltage, Vref. The output of thesense amplifier 120 is then used to determine the current state of astorage cell 104. For example, in the case of a binary cell, the output dout of theamplifier 120 is the current state of the cell. - A method for operating the storage cell array of
FIG. 1 , according to an embodiment of the invention, includes the following operations. To write thecell 104 that is at position (1,1), a signal on thewrite bit line 116 may be asserted to a first voltage V1. Referring now toFIG. 2 , the example waveform shows the voltage onbit line 116 is raised from V3 to V1 and stays at V1 for a certain interval before falling back down to V3. Note that the pulse width in this case is substantially greater than the rise time or fall time of the signal. - To read the cell (1,1), a signal on the
read word line 108 may be asserted, in a direction of, but without reaching, V1. This is also depicted inFIG. 2 , where the voltage forword line 108 is raised from V3 to V2, and remains at V2 for a certain interval before falling back down to V3. Once again, the pulse width is substantially greater than either rise time or the fall time. Processing the read by asserting the word line signal in the manner described, that is preventing it from reaching V1, helps increase the voltage differential at the output of the storage cell, between two different states. In the example of a binary cell, having states “0” and “1”,FIG. 2 shows the waveforms forbit line 118 in two different scenarios, one for state “0” (leading to Vbl—0) and the other for state “1” (leading to Vbl—1). By making this differential greater (at the end of the time interval T), it is easier to distinguish between the different states, and therefore data integrity may be improved for the whole array (assuming that the other storage cells in the array exhibit similar behavior). - The above-described method for operating the storage cell array may be implemented in various different scenarios. For example, in the case of a p-channel gain cell array (see
FIG. 3 below), V1 may be essentially a power supply voltage of the array (also referred to sometimes as “Vcc” or “Vdd”). In that case, V3 would in most cases be essentially the power return voltage of the array, namely Vss or ground (0 volts) In that case, to write a “1”, V1 could be essentially Vcc. To write a “0”, V1 would be lower, e.g. essentially V3. Such a cell could be placed in a hold state (to hold its current, programmed or written state), by deasserting the signal on both the read bit line and theread word line 106, to essentially Vss. The new word line voltage V2 may be derived from Vcc on-chip with the array, or it may be generated off-chip. - In another embodiment, the above-described method may be implemented in an n-channel gain cell array (see
FIGS. 6-8 below). In that case, V1 may be essentially the power return voltage of the array (e.g., equal to Vss+Vds), and the signals on thebit line 116 andword line 118 are asserted in the reverse direction as that shown inFIG. 2 . - As explained above, reading the cell, in addition to asserting the signal on the
read word line 108, may involve waiting a predetermined time interval T (FIG. 2 ) after asserting the word line signal, before capturing a voltage on theread bit line 118. This capture would be accomplished using, for example, thesense amplifier 120, and where the reference voltage Vref would be set to approximately one-half the difference betweenVbl —0 andVbl —1. - Also, when asserting the signal on the
read word line 108, during the read operation, only one row of the M×N array may need to be selected. That is an embodiment of the invention where the M−1 “unselected” storage cells 104 (FIG. 1 ) are not capable of resisting the effects of, for example, too large a voltage on theread bit line 118. Those cells might introduce what is referred to here as a distortion current contribution to the signal on the readbit line 118, distorting the read operation for the selected cell (1,1). This effect will be explained further below in connection with the n-channel and p-channel embodiments ofFIGS. 3 and 6 . To achieve this single row selection, the voltage difference between the readbit line 118 and each of the otherread word lines 108 of the array (in this example, those that are coupled to storage cells (2,1), (3,1) . . . (M,1)) should not exceed a threshold voltage Vt of a particular FET in a cell of that group of other cells. In such an embodiment, it can be seen that the voltage differential between states may be increased, but not beyond Vt (as measured with respect to V3). Additional circuitry may be added to the bitline conditioning circuitry 114 and/or the wordline conditioning circuitry 112, to limit the total voltage swing on the read bit line 118 (at least during the read operation), to less than Vt. Once again, one of ordinary skill in the art of analog and digital integrated circuit design will be able to specify such additional circuitry, and the different ways of implementing such circuitry as well. - The above-described effect of increased differential between the bit line voltages sensed for different states may be obtained with storage cells of at least two different types. One of these is illustrated in
FIG. 3 which shows a conceptual block diagram of a two-transistor, p-channel gain cell array, according to an embodiment of the invention. - Similar to the topology of
FIG. 1 , eachcell 304 is coupled to a respective set of word lines and bit lines. For example, thecell 304 at position (0,0) is coupled to bit lines wbl0 and rbl0, and is coupled to word lines wwl0 and rwl0. Thecell 304 is composed of only p-channel MOSfield effect transistors transistor 310 being coupled to the drain electrode oftransistor 308 as shown, at astorage node 309. With this cell topology, a write occurs when wwl is driven low, so that the transistor 308 (also referred to as the write device) is turned on. To write a logic “0” into the selected cell, wbl is simultaneously driven to a relatively low voltage Vlow, such that Vlow+Vsd, where Vsd is the source-drain drop acrosstransistor 308, is placed on thestorage node 309. Vlow may be essentially Vss for the array. On the other hand, a logic “1” may be written into the cell when wbl is driven high (to Vhigh), in which case the storage node will move to Vhigh-Vsd. Vhigh may be essentially equal to or less than Vcc for the array. At the completion of the write, wwl is driven to a high enough voltage with respect to wbl that the write device (transistor 308) is turned off. This isolates the captured charge on thestorage node 309. Meanwhile, the transistor 310 (also referred to as the read device) remains off during the entire write operation. This may be achieved by maintaining both rwl and rbl at essentially power supply return voltage, e.g. ground or “zero” volts, plus Vds (the drain-source drop across an n-channel MOS transistor). - A read operation begins with rwl, for the selected row only, being pulled to a higher voltage, for example to essentially the power supply voltage. As an example, this high voltage may be Vcc-Vsd, where Vcc is the exact power supply voltage and Vsd is a source-drain voltage drop of a transistor switch that is used to pull up rwl. Pulling up rwl in this case causes the read device (transistor 310) to be turned on, since its gate electrode will be at a lower voltage than rwl. A read current is thus injected into rbl by the read device, and its magnitude depends on the source to gate voltage of the read device, namely Vrwl-Vsn, where Vsn is the voltage on
storage node 309. A larger current is drawn from rwl to rbl when a “0” is stored in the cell, because in that case Vsn is at a lower voltage than where a “1” is stored. Accordingly, the voltage at rbl rises faster when a “0” is stored than when a “1” is stored.FIG. 4 illustrates this effect using example waveforms, where the voltage differential between the different states, on rbl, is depicted during a read operation. Since, in this example, the cell is a binary cell in that it can store any one of only two different states, thesense amplifier 120 can detect the current state by simply comparing the voltage on rbl to that of a reference bit line (not shown). - When a cell is not selected to be read or written, it is considered to be in a hold state in which wwl for that cell is maintained at a relatively high voltage related to wbl, and rwl and rbl for the cell may be maintained at essentially the same, relatively low voltage. Wbl may be either at a high or a low voltage. These low and high voltages are selected such that both of the
transistors storage node 309 is preserved. Of course, thestorage node 309 is subject to leakage, particularly where the gate oxide thickness of thetransistor 310 is small, such that the voltage at thestorage node 309 begins to gradually collapse toward the power supply return voltage. In most cases, an array of such cells will need a periodic refresh cycle, despite the use of the technique described here for adjusting the word line voltage during read, so as to increase the voltage differential that will be sensed on the read bit line. - An increased output voltage differential, according to an embodiment of the invention, is depicted in the example waveform of
FIG. 5 . As seen inFIG. 5 , a separate voltage is used for the read word line (rwl), that is substantially lower than Vcc, and in particular by more than 2×Vsd (FIG. 4 ). AlthoughVrbl —0 is captured, at the end of the interval T, at about the same voltage as that ofFIG. 4 (without the word line adjustment),Vrbl —1 is substantially lower, therefore yielding increased differential. Note, however, that the interval T needed to developVrbl —0 andVrbl —1 is longer, since the current that is drawn into rbl is smaller in the case ofFIG. 5 (with word line adjustment). - An explanation for the increased differential on the bit lines may be as follows. The voltage on the bit line for state “1” may be sensed as
(I1−Iref)*T/Cbit
and in the case of the cell storing a “0”, the as sensed bit line voltage may be given by
(Iref−I0)*T/Cbit
where Iref is the current created by a dummy storage cell on a reference bit line (not shown), T is the time interval needed to develop the captured bit line voltage (seeFIGS. 4 and 5 ), and Cbit is the effective capacitance of the read bit line. Based on the above, the bit line swing, or voltage differential between states as sensed, may be given by
Vbl_diff=(½)[(I1−I0)/I0]*Vt
Increasing the ratio (I1−I0)/I0 results in a larger Vbl_diff. It has been discovered, in the case of a p-channel array, that reducing Vrwl, that is the voltage on the read word line while its signal is asserted, increases that ratio and therefore increases the differential voltage Vbl_diff. - The word line adjustment methodology described above may also be applied in a substantially similar manner to an n-channel gain cell array as in
FIG. 6 , except that the signals on the read word line and the read bit line move in a direction reverse of those inFIGS. 4 and 5 .FIGS. 7 and 8 show example waveforms for such read word line and read bit line signals of the embodiment ofFIG. 6 , whereFIG. 7 illustrates the situation where no word line adjustment has been applied, whileFIG. 8 shows the application of word line adjustment as described above, leading to increased voltage differential between the different states of the cell. - In the n-channel gain cell array of
FIG. 6 , eachcell 604 is composed of only a transistor 608 (write device) and a transistor 610 (read device). Both are n-channel MOS FETs. The source of thetransistor 608 is coupled to the gate oftransistor 610. Note that in this case, the current that is introduced on the bit line during a read is “negative” in terms of direction, to that of the p-channel array. Theunselected cells 604 at positions (1,0) and (2,0) are shown in dotted lines, where once again it is desirable that the distortion current shown in dotted lines that may be introduced by the write devices of these unselected cells is kept to a minimum during the read operation. This may be achieved by, for example, limiting the downward swing on rbl to no more than Vt below the highest possible voltage at the storage node 609 (here, essentially Vcc), at least during the read operation. - Turning now to
FIG. 9 , a conceptual block diagram of a system with an integrated circuit (IC)microprocessor device 904 having embeddedmemory 912 containing a storage cell array according to an embodiment of the invention is shown. Thedevice 904 is an example of a logic integrated circuit device that is typically manufactured using a logic fabrication process, rather than one that is designed primarily for stand alone solid state memory devices (e.g., DRAM). TheIC device 904 has aprocessor 908 and embeddedmemory 912 that is on-chip with the processor. The embeddedmemory 912 may have an array as described above, including, for example, a two-transistor n-channel or p-channel gain cell array, that is coupled to be accessed by the processor for obtaining stored instructions to be executed by the processor that define an operating system, application program, or firmware. Theprocessor 908 and/or the embeddedmemory 912 are communicatively coupled to devices external to theIC device 904, by way of on-chip I/O buffers 910. Note that as an alternative to a microprocessor, another type of logic IC device may be fitted with the embeddedmemory 912, including, for example, an application specific integrated circuit. Yet another application of the storage cell arrays described above may be in stand alone, DRAM devices. - The system also has an I/
O controller 918 that may be part of a system interface chipset. The I/O controller 918 translates commands from the processor to, for example, store a file, into lower level commands suitable to control one or more devices that makeup a non-volatile,mass storage 916. The I/O controller 918 may also support a graphics adapter function, to provide the needed control information to adisplay device 920. Other system embodiments of the storage cell array are possible. - The invention is not limited to the specific embodiments described above. For example, although the storage cells shown in the embodiments of
FIGS. 3 and 6 have no discrete, shunt capacitor between the read and write devices, the word line adjustment mechanism described above may also be applied to cell arrays in which such capacitors, e.g. MOS capacitors, are connected to the storage node to further help with data integrity. In addition, the mechanism for comparing the voltage on a read bit line to a reference voltage may be different than the sense amplifier topology shown. For example, the reference voltage may be derived other than through the use of a dummy cell on a reference bit line. Also, the voltage assignments of the different states that can be stored by a storage cell may be different. Accordingly, other embodiments are within the scope of the claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/172,742 US7295474B2 (en) | 2005-06-30 | 2005-06-30 | Operating an information storage cell array |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/172,742 US7295474B2 (en) | 2005-06-30 | 2005-06-30 | Operating an information storage cell array |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070002611A1 true US20070002611A1 (en) | 2007-01-04 |
US7295474B2 US7295474B2 (en) | 2007-11-13 |
Family
ID=37589276
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/172,742 Expired - Fee Related US7295474B2 (en) | 2005-06-30 | 2005-06-30 | Operating an information storage cell array |
Country Status (1)
Country | Link |
---|---|
US (1) | US7295474B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070253242A1 (en) * | 2006-04-27 | 2007-11-01 | Ward Parkinson | Page mode access for non-volatile memory arrays |
US20090244973A1 (en) * | 2008-03-31 | 2009-10-01 | Michael Scheppler | Memory Read-Out |
US20230317132A1 (en) * | 2022-03-29 | 2023-10-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | High-Density Memory Cells and Layouts Thereof |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7558097B2 (en) * | 2006-12-28 | 2009-07-07 | Intel Corporation | Memory having bit line with resistor(s) between memory cells |
US7652910B2 (en) | 2007-06-30 | 2010-01-26 | Intel Corporation | Floating body memory array |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3983543A (en) * | 1975-06-30 | 1976-09-28 | International Business Machines Corporation | Random access memory read/write buffer circuits incorporating complementary field effect transistors |
US4488265A (en) * | 1982-06-30 | 1984-12-11 | Ibm Corporation | Integrated dynamic RAM and ROS |
US4610001A (en) * | 1983-10-03 | 1986-09-02 | Honeywell Information Systems Inc. | Write amplifier |
US4920391A (en) * | 1988-04-05 | 1990-04-24 | Oki Electric Industry Co., Ltd. | Semiconductor memory device |
US4935896A (en) * | 1987-11-24 | 1990-06-19 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device having three-transistor type memory cells structure without additional gates |
US5220530A (en) * | 1990-08-07 | 1993-06-15 | Oki Electric Industry Co., Ltd. | Semiconductor memory element and method of fabricating the same |
US5572473A (en) * | 1994-11-29 | 1996-11-05 | Sony Corporation Of Japan | Bit line conditioning circuit for random access memory |
US5701267A (en) * | 1995-08-18 | 1997-12-23 | Mitsubishi Electric Engineering Co., Ltd. | Semiconductor storage device with macro-cell with monitoring of input data |
US5784320A (en) * | 1996-09-27 | 1998-07-21 | Intel Corporation | Method and apparatus for reducing power consumption in a memory by employing a conditional write controller |
US6314017B1 (en) * | 1999-07-22 | 2001-11-06 | Sony Corporation | Semiconductor memory device |
US6831866B1 (en) * | 2003-08-26 | 2004-12-14 | International Business Machines Corporation | Method and apparatus for read bitline clamping for gain cell DRAM devices |
US6954394B2 (en) * | 2002-11-27 | 2005-10-11 | Matrix Semiconductor, Inc. | Integrated circuit and method for selecting a set of memory-cell-layer-dependent or temperature-dependent operating conditions |
US7106620B2 (en) * | 2004-12-30 | 2006-09-12 | International Business Machines Corporation | Memory cell having improved read stability |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH1011980A (en) * | 1996-06-25 | 1998-01-16 | Sony Corp | Semiconductor non-volatile memory device |
-
2005
- 2005-06-30 US US11/172,742 patent/US7295474B2/en not_active Expired - Fee Related
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3983543A (en) * | 1975-06-30 | 1976-09-28 | International Business Machines Corporation | Random access memory read/write buffer circuits incorporating complementary field effect transistors |
US4488265A (en) * | 1982-06-30 | 1984-12-11 | Ibm Corporation | Integrated dynamic RAM and ROS |
US4610001A (en) * | 1983-10-03 | 1986-09-02 | Honeywell Information Systems Inc. | Write amplifier |
US4935896A (en) * | 1987-11-24 | 1990-06-19 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device having three-transistor type memory cells structure without additional gates |
US4920391A (en) * | 1988-04-05 | 1990-04-24 | Oki Electric Industry Co., Ltd. | Semiconductor memory device |
US5220530A (en) * | 1990-08-07 | 1993-06-15 | Oki Electric Industry Co., Ltd. | Semiconductor memory element and method of fabricating the same |
US5572473A (en) * | 1994-11-29 | 1996-11-05 | Sony Corporation Of Japan | Bit line conditioning circuit for random access memory |
US5701267A (en) * | 1995-08-18 | 1997-12-23 | Mitsubishi Electric Engineering Co., Ltd. | Semiconductor storage device with macro-cell with monitoring of input data |
US5784320A (en) * | 1996-09-27 | 1998-07-21 | Intel Corporation | Method and apparatus for reducing power consumption in a memory by employing a conditional write controller |
US6314017B1 (en) * | 1999-07-22 | 2001-11-06 | Sony Corporation | Semiconductor memory device |
US6954394B2 (en) * | 2002-11-27 | 2005-10-11 | Matrix Semiconductor, Inc. | Integrated circuit and method for selecting a set of memory-cell-layer-dependent or temperature-dependent operating conditions |
US6831866B1 (en) * | 2003-08-26 | 2004-12-14 | International Business Machines Corporation | Method and apparatus for read bitline clamping for gain cell DRAM devices |
US7106620B2 (en) * | 2004-12-30 | 2006-09-12 | International Business Machines Corporation | Memory cell having improved read stability |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070253242A1 (en) * | 2006-04-27 | 2007-11-01 | Ward Parkinson | Page mode access for non-volatile memory arrays |
US7391664B2 (en) * | 2006-04-27 | 2008-06-24 | Ovonyx, Inc. | Page mode access for non-volatile memory arrays |
US20090244973A1 (en) * | 2008-03-31 | 2009-10-01 | Michael Scheppler | Memory Read-Out |
US8533563B2 (en) * | 2008-03-31 | 2013-09-10 | Qimonda Ag | Memory read-out |
US20130305124A1 (en) * | 2008-03-31 | 2013-11-14 | Qimonda Ag | Memory Read-Out |
US8589765B1 (en) * | 2008-03-31 | 2013-11-19 | Qimonda Ag | Memory read-out |
US20230317132A1 (en) * | 2022-03-29 | 2023-10-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | High-Density Memory Cells and Layouts Thereof |
Also Published As
Publication number | Publication date |
---|---|
US7295474B2 (en) | 2007-11-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8009459B2 (en) | Circuit for high speed dynamic memory | |
US6473330B1 (en) | Chain type ferroelectric memory with isolation transistors coupled between a sense amplifier and an equalization circuit | |
US7626848B2 (en) | DRAM including a tunable gain amp as a local sense amp | |
US7643329B2 (en) | Asymmetric four-transistor SRAM cell | |
US7259986B2 (en) | Circuits and methods for providing low voltage, high performance register files | |
KR100597629B1 (en) | Ferroelectric Random Access memory device and driving method therefore | |
US7486576B2 (en) | Methods and devices for preventing data stored in memory from being read out | |
US7561462B2 (en) | Circuit and method for a high speed dynamic RAM | |
US20110032775A1 (en) | Memory devices and method for driving a signal line to a known signal level | |
JP2007042172A (en) | Semiconductor memory apparatus | |
US20160055887A1 (en) | Memory circuits and method for accessing data of the memory circuits | |
US7295474B2 (en) | Operating an information storage cell array | |
JP2004186197A (en) | Semiconductor storage device and semiconductor integrated circuit | |
KR100674105B1 (en) | Multiple valued dram | |
US6831866B1 (en) | Method and apparatus for read bitline clamping for gain cell DRAM devices | |
US8861295B2 (en) | Memory circuits, systems, and methods for accessing the memory circuits | |
US20080205120A1 (en) | Multiple layer random accessing memory | |
US20030009713A1 (en) | Semiconductor device capable of easily setting test mode during test conducted by applying high voltage | |
US9025403B1 (en) | Dynamic cascode-managed high-voltage word-line driver circuit | |
US6717841B2 (en) | Semiconductor memory device having nonvolatile memory cell of high operating stability | |
US20130021862A1 (en) | Dram and method for testing the same in the wafer level burn-in test mode | |
JP4716736B2 (en) | Memory cell using gated diode and method of use thereof, semiconductor structure | |
US6212116B1 (en) | Semiconductor memory device | |
KR0170694B1 (en) | Sense amplifier pull-down driving circuit of semiconductor memory device | |
KR101763254B1 (en) | Dram security erase |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YE, YIBIN;KHELLAH, MUHAMMAD M.;SOMASEKHAR, DINESH;AND OTHERS;REEL/FRAME:016907/0867;SIGNING DATES FROM 20050731 TO 20050811 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20191113 |