US20070001742A1 - Driving circuit for switching elements - Google Patents
Driving circuit for switching elements Download PDFInfo
- Publication number
- US20070001742A1 US20070001742A1 US11/169,776 US16977605A US2007001742A1 US 20070001742 A1 US20070001742 A1 US 20070001742A1 US 16977605 A US16977605 A US 16977605A US 2007001742 A1 US2007001742 A1 US 2007001742A1
- Authority
- US
- United States
- Prior art keywords
- pulse signal
- potential
- circuits
- switching device
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/567—Circuits characterised by the use of more than one type of semiconductor device, e.g. BIMOS, composite devices such as IGBT
Definitions
- the present invention pertains to a drive circuit for semiconductor power switching elements.
- Inverter devices are well known wherein a first switching element and a second switching element are respectively placed on a low voltage side arm (below called the “lower side”) and a high voltage side arm (below called the “upper side”), the two arms being connected between the terminals of a main power supply, and the first and the second switching elements are connected in totem-pole connected in series.
- the second switching element connected to the upper side is driven in a floating state in terms of potential, with respect to the reference potential, for which drive circuit a power supply externally insulated by means of a transformer is used.
- a level shifting (below called lower to upper level shift) device is necessary for which the transmission of a signal is possible even in a state of floating potential.
- level shifters performing signal transmission from the high voltage side circuit to the low voltage side circuit are called upper to lower level shifters.
- the integrated circuit (IC) incorporating these is usually called a gate driver IC.
- a lower to upper level shift circuit such as this is e.g. described in JP-A-9-172366.
- FIG. 7 is a circuit diagram showing the configuration of the drive circuit of the prior art semiconductor device shown in FIG. 2 of JP-A-9-172366.
- an IGBT (Insulated Gate Bipolar Transistor) 24 being the switching element of an upper arm 232
- an IGBT 25 being the switching element of a lower arm 233
- the cathode side of main power supply 23 is at ground potential.
- Freewheel diodes 26 and 27 are connected to IGBT 24 and IGBT 25 . And then, a load 28 (an inductive load like a motor) is connected to connection point 251 of IGBT 24 and IGBT 25 .
- IGBT 24 of upper side 232 operates as a switch, with contact point 251 of upper side 232 and lower side 233 as the reference voltage.
- An upper-side regulating power supply 21 supplying power to a drive circuit and protection circuit 39 for the upper side is externally insulated by means of a transformer not illustrated.
- IGBT 25 of lower side 233 operates as a switch with the ground potential as the reference voltage.
- a lower-side regulating power supply 22 supplying power to a drive circuit and protection circuit 40 for the lower side is externally insulated by means of a transformer.
- a pulse generating circuit 31 generates, in response to an input signal supplied by an externally provided microcomputer (not illustrated) or the like, pulse shape on/off signals. Two output terminals thereof are respectively connected to the gate electrodes of level shifting high voltage nMOSFET (n-type Metal Oxide Semiconductor Field Effect Transistor) 32 and high voltage nMOSFET 33 .
- nMOSFET n-type Metal Oxide Semiconductor Field Effect Transistor
- the drain electrodes of high breakdown voltage nMOSFET 32 and high breakdown voltage nMOSFET 33 are respectively connected to one terminal portion of resistances 35 , 34 as well as to the input sides of inverter circuits 41 , 45 .
- Zener diodes 36 , 37 are connected in parallel to resistances 34 , 35 .
- inverter circuits 41 , 45 are in addition connected to a set input (S) and a reset (R) input of a flip-flop circuit 38 via inverter circuits 42 , 46 , and through filters composed of resistances 43 , 47 and capacitors 44 , 48 .
- the output (Q) of flip-flop circuit 38 is connected to drive circuit and protection circuit 39 .
- IGBT 24 of upper side 232 is driven by drive circuit and protection circuit 39 .
- IGBT 24 of upper arm 232 changes abruptly, by the switching operation of IGBT 25 of lower arm 233 , from 0 V up to the rated voltage of main power supply 23 or more, with point 251 of contact with IGBT 25 of lower arm 233 as the reference potential (reference potential of regulating power supply 21 of upper arm 232 ).
- dV/dt current the current obtained by multiplying parasitic capacitance C and the dV/dt transient flows simultaneously through high voltage nMOSFET 32 and high breakdown voltage nMOSFET 33 .
- the dV/dt current flowing in high breakdown voltage nMOSFET 32 and high voltage nMOSFET 33 is at the same level as the current normally flowing during switching, and there arises a voltage drop across resistances 34 , 35 at the same time. Because of this, it simultaneously comes about that a set signal and a reset signal are supplied to the set input and the reset input of flip-flop circuit 38 .
- JP-A-9-172366 there is carried out a measure against erroneous dV/dt operation by means of pulse filters configured with resistances 43 , 47 and capacitors 44 , 48 , but with these filters, elimination is possible only when the noise bandwidth is smaller than the time constant determined by resistance 43 and capacitor 44 .
- the drive circuit for switching devices of the present invention comprises: a first and a second switching device connected in series between the terminals of a main power supply; a first regulating power supply taking as reference the potential on the ground side of the first switching device; a second regulating power supply taking as reference potential the potential of the connection point of the first and the second switching devices; a pulse generator generating a set pulse signal and a reset pulse signal; and a level shifting device shifting the level of the set pulse signal and the reset pulse signal to the potential side taking as reference potential the potential of the connection point of the first and second switching devices, supplying the same set pulse and reset pulse signals to a flip-flop circuit, and controlling the on/off state of the second switching device; wherein the level shifting device comprises a comparator circuit outputting the difference of the set pulse signal and the reset pulse signal level shifted to the potential side taking as reference potential the potential of the connection point of the first and second switching elements, and, when the same difference equals or exceeds a setting value, transmits it as the regular signal to the gate of the second switching
- FIG. 1 is a circuit block diagram showing a first embodiment of the present invention.
- FIG. 2 is a detail view of the level shifting circuit of the first embodiment of the present invention.
- FIG. 3 is a circuit block diagram showing a second embodiment of the present invention.
- FIG. 4 is a detail view showing the level shifting circuit of the second embodiment of the present invention.
- FIG. 5 is a circuit block diagram showing a third embodiment of the present invention.
- FIG. 6 is a detail view showing the level shifting circuit of the third embodiment of the present invention.
- FIG. 7 is a circuit block diagram of the prior art.
- FIGS. 8A to 8 P are diagrams explaining the signal waveforms of a comparative example and the first embodiment of the present invention.
- FIG. 1 is a block diagram showing the drive circuit of driver IC 30 , a semiconductor device for driving a semiconductor power switching device being the embodiment.
- An IGBT (Insulated Gate Bipolar Transistor) 24 being the semiconductor power switching device (hereinafter abbreviated as “switching device”) of an upper side 232
- an IGBT 25 being the switching device of a lower side 233 , are connected in totem-pole to both terminals of a main power supply 23 and constitute a half bridge.
- the cathode side of main power supply 23 is connected to ground.
- Freewheel diodes 26 , 27 are connected in anti-parallel to IGBT 24 and IGBT 25 .
- a load 28 (an inductive load like a motor) is connected to a connection point 251 of IGBT 24 and IGBT 25 .
- IGBT 24 of upper side 232 is a device performing switching operation, taking as reference potential the potential of the point 251 of contact with IGBT 25 of lower side 233 , and an upper side regulating power supply 21 insulated by means of a transformer is the power supply for a drive circuit and protection circuit 39 for the upper arm. Consequently, the reference potential of upper side regulating power supply 21 is the potential of contact point 251 .
- IGBT 25 of upper side 233 is an device performing switching operation, taking the ground potential as reference potential, and a lower side regulating power supply 22 , supplying electric power to a drive circuit and protection circuit 40 for the lower side, is insulated by means of a transformer. Consequently, the reference potential of lower side regulating power supply 22 is the ground potential.
- a pulse generating circuit 31 generates the pulse shape on/off signals in response to an input signal supplied from an externally provided microcomputer or the like. Two outputs thereof are supplied to the gate electrodes of level shifting high voltage nMOSFET 32 and high voltage nMOSFET 33 .
- the drain electrodes of high voltage nMOSFET 32 and high voltage nMOSFET 33 are respectively connected to one terminal portion of level shifting resistances 34 , 35 , and the potentials of the connection points of resistance 34 and high voltage nMOSFET 33 , and of resistance 35 and high voltage nMOSFET 32 are respectively inputted to a set differential amplifier circuit 11 and a reset difference circuit 12 .
- differential amplifier circuits 11 , 12 the respective differences of the set signals and the reset signals are outputted and, for regular signals, integrated by set integrating circuit 13 and reset integrating circuit 14 in the following stage.
- set comparative circuit 15 and a reset comparative circuit 16 in the stage following thereafter it is judged whether the signal levels are regular, and regular signals are outputted and inputted as signals to the set (S) input and the reset (R) input of flip-flop circuit 38 .
- driver IC 30 in FIG. 1 is formed on a silicon semiconductor substrate which is the same for pulse generating circuit 31 , the level shifting circuits, comparator circuit 15 , flip-flop circuit 38 , and drive circuit 39 .
- IGBT 24 and IGBT 25 are formed on the same silicon semiconductor substrate.
- FIG. 2 is an example of a circuit diagram showing the details of the level shifting circuit portion of the embodiment shown in FIG. 1 differential amplifier circuits 11 , 12 respectively comprise operational amplifiers 510 , 511 , input resistances 512 , 513 , 514 , 515 , reference resistances 516 , 517 , and feedback resistances 541 , 542 .
- Integrating circuits 13 , 14 comprise operational amplifiers 550 , 551 , input resistances 552 , 553 , and feedback resistances 554 , 555 and integrating capacitors 556 , 557 , the feedback resistors and integrating capacitors being connected in parallel.
- Reference potentials 558 , 559 are provided to the positive input terminals of operational amplifiers 550 , 551 .
- Comparator circuits 15 , 16 comprise operational amplifiers 631 , 632 , one input terminal each of which is respectively supplied a reference voltage 633 , 634 .
- the outputs of operational amplifiers 631 , 632 are respectively supplied as the set signal and the reset signal of flip-flop circuit 38 shown in FIG. 1 .
- dV/dt current the current obtained by multiplying the parasitic capacitance C and the dV/dt transient flows simultaneously in high voltage nMOSFET 32 and high voltage nMOSFET 33 and a voltage drop of the same level is generated in resistances 34 , 35 .
- FIGS. 8A to 8 P are diagrams showing the transformation of the signal waveforms of a comparative example.
- FIG. 8A shows the input signal
- FIG. 8B shows the output waveform of high voltage nMOSFET 33
- FIG. 8C shows the output waveform of high voltage nMOSFET 32
- FIGS. 8D and 8E show the output waveforms of inverters 41 , 45
- FIGS. 8F and 8G show the waveforms of the set pulse and the reset pulse
- FIG. 8H shows the waveform of the gate signal supplied to the gate control terminal of IGBT 24 . As shown in FIGS. 8A to 8 H, it is evident that entering noise is included in the set signal and the reset signal.
- FIGS. 8I to 8 P are diagrams showing the transformation of the signal waveforms in the present embodiment.
- FIG. 8I shows the input signal
- FIG. 8J shows the output waveform of high voltage nMOSFET 33
- FIG. 8K shows the output waveform of high voltage nMOSFET 32
- FIGS. 8L and 8M show the output waveforms of differential amplifier circuits 11 , 12
- FIGS. 8N and 8O show the waveforms of integrating circuits 13 , 14
- FIG. 8P shows the waveform of the drive signal supplied to IGBT 24 by drive circuit and protection circuit 39 .
- 8N and 8O illustrate the supply of the set signal and the reset signal to flip-flop 38 by comparator circuits 15 , 16 when the outputs of integrating circuits 13 , 14 exceed. a set value. In the present embodiment, it is evident that entering noise is removed.
- FIG. 3 is block diagram showing the present embodiment 2 . To constituent elements identical to those of FIG. 1 , identical symbols are attached.
- the present embodiment has the configuration of Embodiment 1 , but with integrating circuits 13 , 14 removed.
- the differential voltage during normal operation, is outputted with a value corresponding to the pulse width. Because of this, it is determined to be at a regular level and is outputted as a normal signal, and is inputted as a signal to the set input and the reset input of flip-flop circuit 38 .
- differential amplifier circuits 11 , 12 comprise operational amplifiers 510 , 511
- comparator circuits 15 , 16 comprise operational amplifiers 631 , 632 .
- the configuration is the same as that in FIG. 2 , and since the operation is also the same, an explanation of it is omitted. Further, for constituent elements having the same functions as in FIG. 2 , the same reference numerals are attached.
- FIG. 5 is a block diagram showing the circuits of the present embodiment. Elements identical to those in Embodiment 1 have the same symbols attached.
- the present embodiment has the configuration of Embodiment 2 , but with differential amplifier circuits 11 , 12 removed, and the voltages of level shifting resistances 34 , 35 are supplied directly to comparator circuits 15 , 16 .
- comparator circuits 15 , 16 With comparator circuits 15 , 16 , it is possible to set a low level for the variation in reference potential, and, by taking advantage of the delay time of comparator circuits 15 , 16 , the integrated value of the regular signal and the integrated value of the dV/dt noise signal are calculated in advance.
- the comparison voltages of comparator circuits 15 , 16 are set appropriately, simultaneous inputting of signals in the set input and the reset input of flip-flop circuit 38 is eliminated, even in the present configuration. Because of this, it becomes possible to prevent generating unpredictable operation, that is, erroneous operation, and to attain a level shifting circuit with a high tolerated dV/dt level.
- comparator circuits 15 , 16 comprise operational amplifiers 631 , 632 .
Abstract
A level shifting circuit, satisfying a requirement of a high tolerated dV/dt level, and a highly reliable inverter circuit, wherein a set pulse signal and a reset pulse signal, both of which are level-shifted to a potential side taking as reference a reference potential of a gate control terminal of a switching terminal, are obtained differentially and integrated, and, in case these pulse signals equal or exceed stipulated integrated values, are transmitted as regular control signals controlling the on/off state.
Description
- 1. Field of the Invention
- The present invention pertains to a drive circuit for semiconductor power switching elements.
- 2. Description of the Related Art
- Inverter devices are well known wherein a first switching element and a second switching element are respectively placed on a low voltage side arm (below called the “lower side”) and a high voltage side arm (below called the “upper side”), the two arms being connected between the terminals of a main power supply, and the first and the second switching elements are connected in totem-pole connected in series.
- In a device such as this, the second switching element connected to the upper side is driven in a floating state in terms of potential, with respect to the reference potential, for which drive circuit a power supply externally insulated by means of a transformer is used. Also, in order to transmit drive signals from the low voltage side circuit to the high voltage side circuit, a level shifting (below called lower to upper level shift) device is necessary for which the transmission of a signal is possible even in a state of floating potential.
- Moreover, the level shifters performing signal transmission from the high voltage side circuit to the low voltage side circuit are called upper to lower level shifters. The integrated circuit (IC) incorporating these is usually called a gate driver IC. A lower to upper level shift circuit such as this is e.g. described in JP-A-9-172366.
-
FIG. 7 is a circuit diagram showing the configuration of the drive circuit of the prior art semiconductor device shown inFIG. 2 of JP-A-9-172366. InFIG. 7 , an IGBT (Insulated Gate Bipolar Transistor) 24, being the switching element of anupper arm 232, and anIGBT 25, being the switching element of alower arm 233, are connected in totem-pole (connected in series) to both terminals of amain power supply 23 and constitute a half bridge. The cathode side ofmain power supply 23 is at ground potential. -
Freewheel diodes IGBT 24 andIGBT 25. And then, a load 28 (an inductive load like a motor) is connected toconnection point 251 of IGBT 24 and IGBT 25. -
IGBT 24 ofupper side 232 operates as a switch, withcontact point 251 ofupper side 232 andlower side 233 as the reference voltage. An upper-side regulatingpower supply 21 supplying power to a drive circuit andprotection circuit 39 for the upper side is externally insulated by means of a transformer not illustrated. -
IGBT 25 oflower side 233 operates as a switch with the ground potential as the reference voltage. A lower-side regulatingpower supply 22 supplying power to a drive circuit andprotection circuit 40 for the lower side is externally insulated by means of a transformer. - Next, an explanation of the
circuit driving IGBT 24 ofupper side 232 will be given. Apulse generating circuit 31 generates, in response to an input signal supplied by an externally provided microcomputer (not illustrated) or the like, pulse shape on/off signals. Two output terminals thereof are respectively connected to the gate electrodes of level shifting high voltage nMOSFET (n-type Metal Oxide Semiconductor Field Effect Transistor) 32 andhigh voltage nMOSFET 33. - The drain electrodes of high
breakdown voltage nMOSFET 32 and highbreakdown voltage nMOSFET 33 are respectively connected to one terminal portion ofresistances inverter circuits diodes resistances - The outputs of
inverter circuits flop circuit 38 viainverter circuits resistances capacitors flop circuit 38 is connected to drive circuit andprotection circuit 39.IGBT 24 ofupper side 232 is driven by drive circuit andprotection circuit 39. - With the drive circuit for the
upper side 232 such as this,IGBT 24 ofupper arm 232 changes abruptly, by the switching operation ofIGBT 25 oflower arm 233, from 0 V up to the rated voltage ofmain power supply 23 or more, withpoint 251 of contact withIGBT 25 oflower arm 233 as the reference potential (reference potential of regulatingpower supply 21 of upper arm 232). - Since there exists a parasitic capacitance C between the drain and source of
nMOSFET 32 and nMOSFET 33, when a particularly fast dV/dt transient is generated, the current obtained by multiplying parasitic capacitance C and the dV/dt transient (hereafter called “dV/dt current”) flows simultaneously throughhigh voltage nMOSFET 32 and highbreakdown voltage nMOSFET 33. - The dV/dt current flowing in high
breakdown voltage nMOSFET 32 andhigh voltage nMOSFET 33 is at the same level as the current normally flowing during switching, and there arises a voltage drop acrossresistances flop circuit 38. - In general, simultaneously inputting a set signal and a reset release signal to the set input and the reset input of flip-
flop circuit 38 is forbidden and leads to operation the.unpredictable operation. - The fact that, in order to prevent unpredictable operation such as this, one should set the resistance value of
resistances inverters resistances pulse generation circuit 31, makes a setting with extremely high precision necessary. In JP-A-9-172366, for the case of high dV/dt transients, it is suggested to carry out a measure against erroneous dV/dt operation by means of pulse filters configured withresistances capacitors - As shown in JP-A-9-172366, there is carried out a measure against erroneous dV/dt operation by means of pulse filters configured with
resistances capacitors resistance 43 andcapacitor 44. - According to this configuration, for high dV/dt transient characteristics, transient times are short and measures against erroneous operation are possible. However, in the case of low dV/dt transient characteristics, i.e., when the transient time is greater than the time constant determined by
resistance 43 andcapacitor 44, there are limits to the capacity to prevent erroneous operation. - The drive circuit for switching devices of the present invention comprises: a first and a second switching device connected in series between the terminals of a main power supply; a first regulating power supply taking as reference the potential on the ground side of the first switching device; a second regulating power supply taking as reference potential the potential of the connection point of the first and the second switching devices; a pulse generator generating a set pulse signal and a reset pulse signal; and a level shifting device shifting the level of the set pulse signal and the reset pulse signal to the potential side taking as reference potential the potential of the connection point of the first and second switching devices, supplying the same set pulse and reset pulse signals to a flip-flop circuit, and controlling the on/off state of the second switching device; wherein the level shifting device comprises a comparator circuit outputting the difference of the set pulse signal and the reset pulse signal level shifted to the potential side taking as reference potential the potential of the connection point of the first and second switching elements, and, when the same difference equals or exceeds a setting value, transmits it as the regular signal to the gate of the second switching device.
- According to the present invention, it becomes possible to attain making a level shifting circuit more reliable by improving the tolerated level of dV/dt transients.
- Other objects, features and advantages of the invention will become apparent from the following description of the embodiments of the invention taken in conjunction with the accompanying drawings.
-
FIG. 1 is a circuit block diagram showing a first embodiment of the present invention. -
FIG. 2 is a detail view of the level shifting circuit of the first embodiment of the present invention. -
FIG. 3 is a circuit block diagram showing a second embodiment of the present invention. -
FIG. 4 is a detail view showing the level shifting circuit of the second embodiment of the present invention. -
FIG. 5 is a circuit block diagram showing a third embodiment of the present invention. -
FIG. 6 is a detail view showing the level shifting circuit of the third embodiment of the present invention. -
FIG. 7 is a circuit block diagram of the prior art. -
FIGS. 8A to 8P are diagrams explaining the signal waveforms of a comparative example and the first embodiment of the present invention. - The embodiments of the present invention will be explained in detail using the drawings below.
-
FIG. 1 is a block diagram showing the drive circuit ofdriver IC 30, a semiconductor device for driving a semiconductor power switching device being the embodiment. An IGBT (Insulated Gate Bipolar Transistor) 24, being the semiconductor power switching device (hereinafter abbreviated as “switching device”) of anupper side 232, and anIGBT 25, being the switching device of alower side 233, are connected in totem-pole to both terminals of amain power supply 23 and constitute a half bridge. The cathode side ofmain power supply 23 is connected to ground. -
Freewheel diodes IGBT 24 andIGBT 25. And, a load 28 (an inductive load like a motor) is connected to aconnection point 251 of IGBT 24 and IGBT 25. -
IGBT 24 ofupper side 232 is a device performing switching operation, taking as reference potential the potential of thepoint 251 of contact withIGBT 25 oflower side 233, and an upper side regulatingpower supply 21 insulated by means of a transformer is the power supply for a drive circuit andprotection circuit 39 for the upper arm. Consequently, the reference potential of upper side regulatingpower supply 21 is the potential ofcontact point 251. - Also, IGBT 25 of
upper side 233 is an device performing switching operation, taking the ground potential as reference potential, and a lower side regulatingpower supply 22, supplying electric power to a drive circuit andprotection circuit 40 for the lower side, is insulated by means of a transformer. Consequently, the reference potential of lower side regulatingpower supply 22 is the ground potential. - In the following, an explanation will be given regarding the drive circuit controlling the drive of
IGBT 24 ofupper side 232. Apulse generating circuit 31 generates the pulse shape on/off signals in response to an input signal supplied from an externally provided microcomputer or the like. Two outputs thereof are supplied to the gate electrodes of level shiftinghigh voltage nMOSFET 32 andhigh voltage nMOSFET 33. - The drain electrodes of
high voltage nMOSFET 32 andhigh voltage nMOSFET 33 are respectively connected to one terminal portion oflevel shifting resistances resistance 34 andhigh voltage nMOSFET 33, and ofresistance 35 andhigh voltage nMOSFET 32 are respectively inputted to a setdifferential amplifier circuit 11 and areset difference circuit 12. - In these
differential amplifier circuits set integrating circuit 13 and reset integratingcircuit 14 in the following stage. In a setcomparative circuit 15 and a resetcomparative circuit 16 in the stage following thereafter, it is judged whether the signal levels are regular, and regular signals are outputted and inputted as signals to the set (S) input and the reset (R) input of flip-flop circuit 38. - The output (Q) of the flip-
flop circuit 38 is connected to drive circuit andprotection circuit 39, andIGBT 24 ofupper arm 232 is driven by this drive circuit andprotection circuit 39. Further, in the present embodiment,driver IC 30 inFIG. 1 is formed on a silicon semiconductor substrate which is the same forpulse generating circuit 31, the level shifting circuits,comparator circuit 15, flip-flop circuit 38, and drivecircuit 39. In addition, it is also possible to formIGBT 24 andIGBT 25 on the same silicon semiconductor substrate. -
FIG. 2 is an example of a circuit diagram showing the details of the level shifting circuit portion of the embodiment shown inFIG. 1 differential amplifier circuits operational amplifiers input resistances reference resistances feedback resistances - Integrating
circuits operational amplifiers input resistances feedback resistances capacitors -
Reference potentials operational amplifiers -
Comparator circuits operational amplifiers reference voltage operational amplifiers flop circuit 38 shown inFIG. 1 . - There exists a parasitic capacitance C between the drain and source of
nMOSFET 32 andnMOSFET 33 inFIG. 1 . Due to the switching operation oflower side IGBT 25, there is generated, taking as reference potential (the reference potential of upper side regulating power supply 21) the potential ofconnection point 251 ofIGBT 24 ofupper arm 232 andIGBT 25 oflower arm 233, a dV/dt transient signal which changes abruptly in a short time. - For that reason, the current obtained by multiplying the parasitic capacitance C and the dV/dt transient (hereafter called “dV/dt current”) flows simultaneously in
high voltage nMOSFET 32 andhigh voltage nMOSFET 33 and a voltage drop of the same level is generated inresistances - Nevertheless, since, in set
differential amplifier circuit 11 and resetdifferential amplifier circuit 12, the difference in voltage generated by the currents flowing simultaneously is obtained, as mentioned above, the outputs ofdifferential amplifier circuits - For this reason, the simultaneous inputting of signals to the set input and the reset input of flip-
flop circuit 38 is eliminated, so it becomes possible to prevent producing unpredictable operation, that is, erroneous operation, and to attain a level shifting circuit with a high tolerated dV/dt level. -
FIGS. 8A to 8P are diagrams showing the transformation of the signal waveforms of a comparative example.FIG. 8A shows the input signal,FIG. 8B shows the output waveform ofhigh voltage nMOSFET 33,FIG. 8C shows the output waveform ofhigh voltage nMOSFET 32,FIGS. 8D and 8E show the output waveforms ofinverters FIGS. 8F and 8G show the waveforms of the set pulse and the reset pulse, andFIG. 8H shows the waveform of the gate signal supplied to the gate control terminal ofIGBT 24. As shown inFIGS. 8A to 8H, it is evident that entering noise is included in the set signal and the reset signal. -
FIGS. 8I to 8P are diagrams showing the transformation of the signal waveforms in the present embodiment.FIG. 8I shows the input signal,FIG. 8J shows the output waveform ofhigh voltage nMOSFET 33,FIG. 8K shows the output waveform ofhigh voltage nMOSFET 32,FIGS. 8L and 8M show the output waveforms ofdifferential amplifier circuits FIGS. 8N and 8O show the waveforms of integratingcircuits FIG. 8P shows the waveform of the drive signal supplied to IGBT 24 by drive circuit andprotection circuit 39. The waveforms shown inFIGS. 8N and 8O illustrate the supply of the set signal and the reset signal to flip-flop 38 bycomparator circuits circuits -
FIG. 3 is block diagram showing thepresent embodiment 2. To constituent elements identical to those ofFIG. 1 , identical symbols are attached. The present embodiment has the configuration ofEmbodiment 1, but with integratingcircuits - The differential voltage, during normal operation, is outputted with a value corresponding to the pulse width. Because of this, it is determined to be at a regular level and is outputted as a normal signal, and is inputted as a signal to the set input and the reset input of flip-
flop circuit 38. - Moreover, in case a dV/dt transient signal is generated, since the difference of the simultaneously flowing currents is obtained in set
differential amplifier circuit 11 and resetdifferential amplifier circuit 12, the outputs of the differential amplifier circuits almost reach zero. Consequently, in these circuits, since differential voltages are obtained, the outputs of the differential amplifier circuits almost reach zero, and simultaneous signal inputting to the set input and the reset input of flip-flop circuit 38 is eliminated, so it becomes possible to prevent generating unpredictable operation, that is, erroneous operation, and to attain a level shifting circuit with a high tolerated dV/dt level. - In
FIG. 4 , the details of the level shifting circuit portion of the present embodiment is shown. In the same way as inFIG. 2 ,differential amplifier circuits operational amplifiers comparator circuits operational amplifiers circuits FIG. 2 , and since the operation is also the same, an explanation of it is omitted. Further, for constituent elements having the same functions as inFIG. 2 , the same reference numerals are attached. -
FIG. 5 is a block diagram showing the circuits of the present embodiment. Elements identical to those inEmbodiment 1 have the same symbols attached. The present embodiment has the configuration ofEmbodiment 2, but withdifferential amplifier circuits level shifting resistances comparator circuits - With
comparator circuits comparator circuits comparator circuits flop circuit 38 is eliminated, even in the present configuration. Because of this, it becomes possible to prevent generating unpredictable operation, that is, erroneous operation, and to attain a level shifting circuit with a high tolerated dV/dt level. - In
FIG. 6 , the details of the level shifting circuit part of the present embodiment is shown. In the present embodiment,comparator circuits operational amplifiers - It should be further understood by those skilled in the art that although the foregoing description has been made on embodiments of the invention, the invention is not limited thereto and various changes and modifications may be made without departing from the spirit of the invention and the scope of the appended claims.
Claims (10)
1. A drive circuit for switching devices, comprising:
a first and a second switching device connected in series between terminals of a main power supply;
a first control power supply which takes as reference potential a ground potential of said first switching device;
a second control power supply which takes as reference potential the potential of a connection point of said first and second switching devices;
a pulse generator which takes as reference potential the ground potential of said first switching device and generating a set pulse signal and a reset pulse signal; and
a level shifting circuit which level-shifts the set pulse signal and the reset pulse signal to the. potential side taking as reference potential the potential of the connection point of said first and second switching devices, supplies the set pulse signal and the reset pulse signal to a flip-flop circuit, and controls on/off state of said second switching device;
wherein said level shifting device comprises comparator circuits outputting a difference of the set pulse signal and the reset pulse signal, both level shifted to the potential side taking as reference potential the potential of the connection point of said first and second switching devices, and, when the difference equals or exceeds a setting value, transmits the signals as regular signals to the gate of said second switching devices.
2. A drive circuit in accordance with claim 1 , wherein said level shifting device comprises level shifting circuits for a set pulse signal and a reset pulse signal, to which switching devices and resistances are respectively connected in series, and said comparator circuits input the potential of the connection points of the switching devices and the resistances of said level shifting circuits.
3. A drive circuit for switching devices, comprising:
a first and a second switching device connected in series between terminals of a main power supply;
a first control power supply taking as reference potential a ground potential of said first switching device;
a second control power supply taking as reference potential of a connection point of said first and second switching devices;
a pulse generator taking as reference potential the ground potential of said first switching device and generating a set pulse signal and a reset pulse signal; and
a level shifting circuit level-shifting the set pulse signal and the reset pulse signal to the potential side taking as reference potential the potential of the connection point of said first and second switching devices, supplying the set pulse signal and the reset pulse signal to a flip-flop circuit, and controlling on/off state of said second switching device;
wherein said level shifting device comprises differential amplifier circuits outputting a difference of the set pulse signal and the reset pulse signal, both level shifted to the potential side taking as reference potential the potential of the connection point of said first and second switching devices, and comparator circuits which, when the difference equals or exceeds a setting value, transmit the signals as regular signals to the gate of said second switching device.
4. A drive circuit in accordance with claim 3 , wherein said level shifting device comprises level shifting circuits for a set pulse signal and a reset pulse signal, to which switching devices and resistances are respectively connected in series, and the difference circuits take as input the potential of the connection points of the switching elements and the resistances of said level shifting circuits.
5. A drive circuit for switching devices, comprising:
a first and a second switching device connected in series between terminals of a main power supply;
a first control power supply taking as reference potential ground potential of said first switching device;
a second control power supply taking as reference potential of a connection point of said first and second switching device;
a pulse generator taking as reference potential the ground potential of said first switching device and generating a set pulse signal and a reset pulse signal; and
a level shifting device level-shifting the set pulse signal and the reset pulse signal to the potential side taking as reference potential the potential of the connection point of said first and second switching elements, supplying the set pulse signal and the reset pulse signal to a flip-flop circuit, and controlling on/off state of said second switching device;
wherein said level shifting device comprises:
difference circuits outputting a difference of the set pulse signal and the reset pulse signal, both level shifted to the potential side taking as reference potential the potential of the connection point of said first and second switching devices, integrating circuits integrating the outputs of said differential amplifier circuits, and comparator circuits which, when the integrated values being the outputs of said integrating circuits equal or exceed a setting value, transmit said signals as a regular control signal controlling on/off state to the gate of said second switching device.
6. A drive circuit in accordance with claim 5 , wherein said level shifting device comprises level shifting circuits for a set pulse signal and a reset pulse signal, to which switching devices and resistances are respectively connected in series, and said differential amplifier circuits take as input the potential of the connection points of the switching devices and the resistances of said level shifting circuits.
7. A drive circuit for switching devices, including a drive circuit comprising:
a first and a second switching device connected in series between terminals of a main power supply;
a first control power supply taking as reference potential a ground potential of said first switching device;
a second control power supply taking as reference potential a potential of a connection point of said first and second switching devices;
a pulse generator taking as reference potential the ground potential of said first switching device and generating a set pulse signal and a reset pulse signal; and
a level shifting device level-shifting the set pulse signal and the reset pulse signal to the potential side taking as reference potential the potential of the connection point of said first and second switching devices, supplying the set pulse signal and the reset pulse signal to a flip-flop circuit, and controlling on/off state of said second switching device;
and wherein said level shifting device comprises:
level shifting circuits to which switching elements and resistances are connected in series;
differential amplifier circuits outputting a difference of the set pulse signal and the reset pulse signal, both level shifted to the potential side taking as reference potential the potential of the connection point of said first and second switching elements;
integrating circuits integrating the outputs of said differential amplifier circuits; and
comparator circuits which, when the integrated values being the outputs of said integrating circuits equal or exceed a setting value, transmit said signals as regular control signals controlling on/off state to a gate of said second switching device;
and wherein said differential amplifier circuits take as input the potential of the connection points of the switching devices and resistances of said level shifting circuits.
8. A semiconductor device driving a first semiconductor switching device and a second semiconductor switching device, both of which are connected in series between terminals of a main power supply, wherein said semiconductor device comprises:
a first control power supply taking as reference a ground potential of said first semiconductor switching device;
a second control power supply taking as reference a potential of said series connection point;
a pulse generator taking as reference the ground potential of said first semiconductor switching device and generating a first pulse signal and a second pulse signal;
a level shifter inputting said pulse signals, level-shifting the potential to the potential side taking as reference the potential of the series connection point, supplying the pulse signal to a flip-flop circuit, and driving said second semiconductor switching element; and
a comparator inputting the first and second pulse signals, level-shifted by said level shifter to the potential side taking as reference the potential of the series connection point, and outputting a difference of the first pulse signal and the second pulse signal;
and wherein said semiconductor device transmits, in case the difference output by said comparator is greater than a setting value, a drive signal to said second semiconductor switching device.
9. A semiconductor device in accordance with claim 8 , wherein said pulse generator, level shifter, and comparator are formed on the same semiconductor substrate.
10. A semiconductor device in accordance with claim 9 , wherein said first semiconductor switching device and second semiconductor switching device are also formed on the semiconductor substrate.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/169,776 US20070001742A1 (en) | 2005-06-30 | 2005-06-30 | Driving circuit for switching elements |
US12/204,127 US7696650B2 (en) | 2005-06-30 | 2008-09-04 | Driving circuit for switching elements |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/169,776 US20070001742A1 (en) | 2005-06-30 | 2005-06-30 | Driving circuit for switching elements |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/204,127 Continuation US7696650B2 (en) | 2005-06-30 | 2008-09-04 | Driving circuit for switching elements |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070001742A1 true US20070001742A1 (en) | 2007-01-04 |
Family
ID=37588705
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/169,776 Abandoned US20070001742A1 (en) | 2005-06-30 | 2005-06-30 | Driving circuit for switching elements |
US12/204,127 Expired - Fee Related US7696650B2 (en) | 2005-06-30 | 2008-09-04 | Driving circuit for switching elements |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/204,127 Expired - Fee Related US7696650B2 (en) | 2005-06-30 | 2008-09-04 | Driving circuit for switching elements |
Country Status (1)
Country | Link |
---|---|
US (2) | US20070001742A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080284482A1 (en) * | 2007-05-16 | 2008-11-20 | Hitachi, Ltd. | Semiconductor circuit |
US20100202163A1 (en) * | 2009-02-10 | 2010-08-12 | System General Corporation | Flyback power converters |
US20100327794A1 (en) * | 2008-02-20 | 2010-12-30 | Yazaki Corporation | Motor load control apparatus |
US20110040203A1 (en) * | 2008-12-11 | 2011-02-17 | George Savage | Evaluation of gastrointestinal function using portable electroviscerography systems and methods of using the same |
US20170253314A1 (en) * | 2016-03-01 | 2017-09-07 | Brunswick Corporation | Marine Vessel Station Keeping Systems And Methods |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8044699B1 (en) * | 2010-07-19 | 2011-10-25 | Polar Semiconductor, Inc. | Differential high voltage level shifter |
CN103248353B (en) * | 2012-02-07 | 2016-05-25 | 昂宝电子(上海)有限公司 | For the level shift system and method for voltage driver |
US10175271B2 (en) * | 2012-12-31 | 2019-01-08 | Silicon Laboratories Inc. | Apparatus for differencing comparator and associated methods |
US10097183B2 (en) * | 2016-03-30 | 2018-10-09 | Texas Instruments Incorporated | Level shifter and method of calibration |
TWI637595B (en) * | 2017-11-17 | 2018-10-01 | 新唐科技股份有限公司 | Driver chip and driving method of half bridge circuit |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6360090B1 (en) * | 1998-08-26 | 2002-03-19 | Integration Associates, Inc. | Method and apparatus for receiving infrared signals with improved noise immunity |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3550453B2 (en) | 1995-12-20 | 2004-08-04 | 株式会社日立製作所 | Inverter device |
-
2005
- 2005-06-30 US US11/169,776 patent/US20070001742A1/en not_active Abandoned
-
2008
- 2008-09-04 US US12/204,127 patent/US7696650B2/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6360090B1 (en) * | 1998-08-26 | 2002-03-19 | Integration Associates, Inc. | Method and apparatus for receiving infrared signals with improved noise immunity |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080284482A1 (en) * | 2007-05-16 | 2008-11-20 | Hitachi, Ltd. | Semiconductor circuit |
US20100327794A1 (en) * | 2008-02-20 | 2010-12-30 | Yazaki Corporation | Motor load control apparatus |
US8461793B2 (en) * | 2008-02-20 | 2013-06-11 | Yazaki Corporation | Motor load control apparatus |
US20110040203A1 (en) * | 2008-12-11 | 2011-02-17 | George Savage | Evaluation of gastrointestinal function using portable electroviscerography systems and methods of using the same |
US20100202163A1 (en) * | 2009-02-10 | 2010-08-12 | System General Corporation | Flyback power converters |
US8331114B2 (en) * | 2009-02-10 | 2012-12-11 | System General Corporation | Flyback power converters having a high side driving circuit |
US20170253314A1 (en) * | 2016-03-01 | 2017-09-07 | Brunswick Corporation | Marine Vessel Station Keeping Systems And Methods |
Also Published As
Publication number | Publication date |
---|---|
US7696650B2 (en) | 2010-04-13 |
US20080315938A1 (en) | 2008-12-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7696650B2 (en) | Driving circuit for switching elements | |
US9059709B2 (en) | Gate drive circuit for transistor | |
US7538587B2 (en) | Power semiconductor device | |
US6538481B1 (en) | Driving control device, power converting device, method of controlling power converting device and method of using power converting device | |
US8729566B2 (en) | Semiconductor switching arrangement having a normally on and a normally off transistor | |
US9264022B2 (en) | Level shift circuit | |
CN102893525B (en) | Drive device for driving voltage-driven element | |
CN109314509B (en) | Drive device | |
WO2012153458A1 (en) | Control device | |
KR20170041852A (en) | Short-circuit protection circuit for self-arc-extinguishing semiconductor element | |
CN110401335B (en) | Drive circuit, power module, and power conversion system | |
US20090085542A1 (en) | Drive system for power semiconductor device | |
US8624655B2 (en) | Level shifter circuit and gate driver circuit including the same | |
US10389227B2 (en) | Semiconductor device drive circuit and inverter device with desaturation detection | |
JP2016134882A (en) | Device and method for load drive control | |
US7978453B2 (en) | Low side driver with short to battery protection | |
JP4459689B2 (en) | Switching element drive circuit | |
WO2006075388A1 (en) | Inverter apparatus | |
JP4768476B2 (en) | Drive device for self-extinguishing semiconductor element | |
EP3652857A1 (en) | Power semiconductor module gate driver with input common mode choke | |
JP4727360B2 (en) | Gate circuit of insulated gate semiconductor device | |
US11496125B2 (en) | Switch circuit capable of overcurrent protection with small and simple circuit, and with simple operation, without affecting normal operation | |
JP2019092292A (en) | Power conversion device | |
US6049475A (en) | Power converting apparatus with drive signal path impedance increasing circuitry | |
JP4886023B2 (en) | Switching element drive circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HITACHI, LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ISHIKAWA, KATSUMI;MIYAZAKI, HIDEKI;SUDA, KOICHI;AND OTHERS;REEL/FRAME:016747/0983;SIGNING DATES FROM 20050530 TO 20050601 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |