US20060249784A1 - Field effect transistor device including an array of channel elements and methods for forming - Google Patents
Field effect transistor device including an array of channel elements and methods for forming Download PDFInfo
- Publication number
- US20060249784A1 US20060249784A1 US11/124,325 US12432505A US2006249784A1 US 20060249784 A1 US20060249784 A1 US 20060249784A1 US 12432505 A US12432505 A US 12432505A US 2006249784 A1 US2006249784 A1 US 2006249784A1
- Authority
- US
- United States
- Prior art keywords
- block
- channel
- array
- less
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 91
- 230000005669 field effect Effects 0.000 title claims abstract description 7
- 239000004065 semiconductor Substances 0.000 claims abstract description 64
- 229920001400 block copolymer Polymers 0.000 claims abstract description 51
- 239000000758 substrate Substances 0.000 claims description 34
- 229920000642 polymer Polymers 0.000 claims description 29
- -1 alkenyl arene Chemical class 0.000 claims description 22
- 239000000463 material Substances 0.000 claims description 21
- 238000005530 etching Methods 0.000 claims description 20
- 239000004020 conductor Substances 0.000 claims description 19
- 229920003229 poly(methyl methacrylate) Polymers 0.000 claims description 18
- 239000004926 polymethyl methacrylate Substances 0.000 claims description 18
- 239000012212 insulator Substances 0.000 claims description 17
- 239000004793 Polystyrene Substances 0.000 claims description 12
- 238000001020 plasma etching Methods 0.000 claims description 11
- 239000002904 solvent Substances 0.000 claims description 10
- 239000000126 substance Substances 0.000 claims description 10
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 claims description 9
- 229920002223 polystyrene Polymers 0.000 claims description 9
- 230000005855 radiation Effects 0.000 claims description 9
- 238000001459 lithography Methods 0.000 claims description 8
- 238000005137 deposition process Methods 0.000 claims description 7
- NIXOWILDQLNWCW-UHFFFAOYSA-N 2-Propenoic acid Natural products OC(=O)C=C NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 claims description 5
- CERQOIWHTDAKMF-UHFFFAOYSA-N Methacrylic acid Chemical compound CC(=C)C(O)=O CERQOIWHTDAKMF-UHFFFAOYSA-N 0.000 claims description 5
- SMZOUWXMTYCWNB-UHFFFAOYSA-N 2-(2-methoxy-5-methylphenyl)ethanamine Chemical compound COC1=CC=C(C)C=C1CCN SMZOUWXMTYCWNB-UHFFFAOYSA-N 0.000 claims description 4
- 239000005062 Polybutadiene Substances 0.000 claims description 4
- 150000002148 esters Chemical class 0.000 claims description 4
- 229920002857 polybutadiene Polymers 0.000 claims description 4
- 229920001195 polyisoprene Polymers 0.000 claims description 4
- 229920002717 polyvinylpyridine Polymers 0.000 claims description 4
- 230000008569 process Effects 0.000 description 36
- 229920000359 diblock copolymer Polymers 0.000 description 24
- 230000015572 biosynthetic process Effects 0.000 description 11
- 238000001338 self-assembly Methods 0.000 description 11
- 238000002955 isolation Methods 0.000 description 10
- 239000002070 nanowire Substances 0.000 description 10
- 229920001577 copolymer Polymers 0.000 description 9
- 239000011159 matrix material Substances 0.000 description 9
- 238000003491 array Methods 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000007943 implant Substances 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000002184 metal Substances 0.000 description 7
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 238000000151 deposition Methods 0.000 description 6
- 230000008021 deposition Effects 0.000 description 6
- 239000010408 film Substances 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 238000012876 topography Methods 0.000 description 6
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 5
- 238000013459 approach Methods 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 239000000203 mixture Substances 0.000 description 5
- 238000000059 patterning Methods 0.000 description 5
- 125000006850 spacer group Chemical group 0.000 description 5
- 229920000428 triblock copolymer Polymers 0.000 description 5
- PPBRXRYQALVLMV-UHFFFAOYSA-N Styrene Chemical compound C=CC1=CC=CC=C1 PPBRXRYQALVLMV-UHFFFAOYSA-N 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 4
- 239000013078 crystal Substances 0.000 description 4
- 238000001035 drying Methods 0.000 description 4
- 238000005468 ion implantation Methods 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 3
- KFZMGEQAYNKOFK-UHFFFAOYSA-N Isopropanol Chemical compound CC(C)O KFZMGEQAYNKOFK-UHFFFAOYSA-N 0.000 description 3
- 238000000137 annealing Methods 0.000 description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 238000000224 chemical solution deposition Methods 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 239000002019 doping agent Substances 0.000 description 3
- 238000001704 evaporation Methods 0.000 description 3
- 230000008020 evaporation Effects 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 238000007654 immersion Methods 0.000 description 3
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- 229910003455 mixed metal oxide Inorganic materials 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 238000012856 packing Methods 0.000 description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 238000009966 trimming Methods 0.000 description 3
- 229920002554 vinyl polymer Polymers 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 206010073306 Exposure to radiation Diseases 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 229910000673 Indium arsenide Inorganic materials 0.000 description 2
- VVQNEPGJFQJSBK-UHFFFAOYSA-N Methyl methacrylate Chemical compound COC(=O)C(C)=C VVQNEPGJFQJSBK-UHFFFAOYSA-N 0.000 description 2
- 229910004541 SiN Inorganic materials 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 230000004913 activation Effects 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000010894 electron beam technology Methods 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 2
- 230000003993 interaction Effects 0.000 description 2
- 238000010884 ion-beam technique Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 229920006254 polymer film Polymers 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000005546 reactive sputtering Methods 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- QEDJMOONZLUIMC-UHFFFAOYSA-N 1-tert-butyl-4-ethenylbenzene Chemical compound CC(C)(C)C1=CC=C(C=C)C=C1 QEDJMOONZLUIMC-UHFFFAOYSA-N 0.000 description 1
- WROUWQQRXUBECT-UHFFFAOYSA-N 2-ethylacrylic acid Chemical compound CCC(=C)C(O)=O WROUWQQRXUBECT-UHFFFAOYSA-N 0.000 description 1
- RUMACXVDVNRZJZ-UHFFFAOYSA-N 2-methylpropyl 2-methylprop-2-enoate Chemical compound CC(C)COC(=O)C(C)=C RUMACXVDVNRZJZ-UHFFFAOYSA-N 0.000 description 1
- JLBJTVDPSNHSKJ-UHFFFAOYSA-N 4-Methylstyrene Chemical compound CC1=CC=C(C=C)C=C1 JLBJTVDPSNHSKJ-UHFFFAOYSA-N 0.000 description 1
- WJZRWOQBAZDIIP-UHFFFAOYSA-N 5-ethenyl-1,5-bis(5-methyl-2-propan-2-ylcyclohexyl)cyclohexa-1,3-diene Chemical compound C1(CC(C(CC1)C(C)C)C1(C=C)CC(=CC=C1)C1CC(CCC1C(C)C)C)C WJZRWOQBAZDIIP-UHFFFAOYSA-N 0.000 description 1
- COCLLEMEIJQBAG-UHFFFAOYSA-N 8-methylnonyl 2-methylprop-2-enoate Chemical compound CC(C)CCCCCCCOC(=O)C(C)=C COCLLEMEIJQBAG-UHFFFAOYSA-N 0.000 description 1
- 241001120493 Arene Species 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910002244 LaAlO3 Inorganic materials 0.000 description 1
- NTIZESTWPVYFNL-UHFFFAOYSA-N Methyl isobutyl ketone Chemical compound CC(C)CC(C)=O NTIZESTWPVYFNL-UHFFFAOYSA-N 0.000 description 1
- UIHCLUNTQKBZGK-UHFFFAOYSA-N Methyl isobutyl ketone Natural products CCC(C)C(C)=O UIHCLUNTQKBZGK-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910003811 SiGeC Inorganic materials 0.000 description 1
- 229910002370 SrTiO3 Inorganic materials 0.000 description 1
- 229910004166 TaN Inorganic materials 0.000 description 1
- 229910004200 TaSiN Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- XYLMUPLGERFSHI-UHFFFAOYSA-N alpha-Methylstyrene Chemical compound CC(=C)C1=CC=CC=C1 XYLMUPLGERFSHI-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- CETPSERCERDGAM-UHFFFAOYSA-N ceric oxide Chemical compound O=[Ce]=O CETPSERCERDGAM-UHFFFAOYSA-N 0.000 description 1
- 229910000422 cerium(IV) oxide Inorganic materials 0.000 description 1
- 238000012668 chain scission Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000000280 densification Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- GMSCBRSQMRDRCD-UHFFFAOYSA-N dodecyl 2-methylprop-2-enoate Chemical compound CCCCCCCCCCCCOC(=O)C(C)=C GMSCBRSQMRDRCD-UHFFFAOYSA-N 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 238000000609 electron-beam lithography Methods 0.000 description 1
- SUPCQIBBMFXVTL-UHFFFAOYSA-N ethyl 2-methylprop-2-enoate Chemical compound CCOC(=O)C(C)=C SUPCQIBBMFXVTL-UHFFFAOYSA-N 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 239000000796 flavoring agent Substances 0.000 description 1
- 235000019634 flavors Nutrition 0.000 description 1
- 229920000578 graft copolymer Polymers 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 125000001475 halogen functional group Chemical group 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum oxide Inorganic materials [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 1
- 238000000608 laser ablation Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229940043265 methyl isobutyl ketone Drugs 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000000178 monomer Substances 0.000 description 1
- 229920006030 multiblock copolymer Polymers 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- HMZGPNHSPWNGEP-UHFFFAOYSA-N octadecyl 2-methylprop-2-enoate Chemical compound CCCCCCCCCCCCCCCCCCOC(=O)C(C)=C HMZGPNHSPWNGEP-UHFFFAOYSA-N 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 238000006116 polymerization reaction Methods 0.000 description 1
- HJWLCRVIBGQPNF-UHFFFAOYSA-N prop-2-enylbenzene Chemical compound C=CCC1=CC=CC=C1 HJWLCRVIBGQPNF-UHFFFAOYSA-N 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 239000013557 residual solvent Substances 0.000 description 1
- 230000006335 response to radiation Effects 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 230000002269 spontaneous effect Effects 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 230000001131 transforming effect Effects 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 125000000391 vinyl group Chemical group [H]C([*])=C([H])[H] 0.000 description 1
- 238000003631 wet chemical etching Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78681—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising AIIIBV or AIIBVI or AIVBVI semiconductor materials, or Se or Te
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/942—Masking
- Y10S438/945—Special, e.g. metal
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/942—Masking
- Y10S438/947—Subphotolithographic processing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/942—Masking
- Y10S438/948—Radiation resist
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/942—Masking
- Y10S438/948—Radiation resist
- Y10S438/949—Energy beam treating radiation resist on semiconductor
Definitions
- the present invention relates to semiconductor devices and methods of fabricating the same. More particularly, the present invention relates to field effect transistors (FETs) in which the channel region of each of the FETs is composed of an array of more than one electrically isolated channel. In accordance with the present invention, the distance between each neighboring channel is less than or equal to twice the width of an individual channel within the array.
- FETs of the present invention are fabricated using methods in which self-assembled block copolymers are employed in forming the channel region.
- Planar FET devices have a conducting gate electrode positioned above a semiconducting channel, and electrically isolated from the channel by a thin layer of gate dielectric. Applying voltage to the conducting gate controls current through the channel.
- FIGS. 1A-1C are cross sectional views of planar FETs including a semiconductor substrate 10 , a gate dielectric 12 and a gate conductor 14 .
- the FET of FIG. 1A has a device width w
- the FET of FIG. 1B has a device width of 2 w
- the FET of FIG. 1C has a device width of 3 w.
- the width can be changed to any arbitrary value, as it is defined lithographically.
- Different parts of integrated circuits (ICs) require FETs to drive different amounts of current, i.e., with different device widths, which is particularly easy to accommodate in planar FET devices by merely changing the device gate width (using lithography).
- One such class of device geometries involves transforming the transistor's semiconducting channel from a planar sheet into an array of parallel channel elements. Single devices of this type have current flowing through multiple channel elements in parallel.
- reference numeral 16 denotes an insulator such as an oxide
- reference numeral 18 denotes a semiconductor such as, for example, Si, Ge, SiGe, GaAs, InAs, InP and other III/V or IIVI compound semiconductors.
- Adjusting the current drive of any of these channel array FETs is not as straightforward as for the planar FET described above.
- One approach is to adjust the channel element (e.g., fin, tri-gate element, nanowires) dimensions for different devices, i.e., increasing h for some devices would increase their current drive relative to others. From a fabrication standpoint however, this approach is difficult and impractical.
- reference numeral 16 is an insulator
- reference numeral 18 is a semiconductor
- reference numeral 12 is a gate dielectric including, for example, SiO 2 , SiON, SiN, metal oxides, or mixed metal oxides
- reference numeral 14 is a gate conductor including polysi, a conductive elemental metal, an alloy including at least one conductive elemental metal, or a nitride or silicide of a conductive elemental metal.
- current drive is increased by incrementally adding channel elements in parallel.
- the device shown in FIG. 3A is composed of one channel element, while the device shown in FIG. 3B contains two channel elements and the device shown in FIG. 3B contains three channel elements.
- the device shown in FIG. 3C drives three times as much current (i.e., three times the device width) as the device shown in FIG. 3A .
- the device width w is controlled by adding channel discrete elements in parallel.
- the three devices shown in FIGS. 3A-3C have widths of 2 h, 4 h, and 6 h, respectively. Arbitrarily large current drives can be achieved by adding channel elements to the device.
- channel element widths (w) are small, i.e., in the range of 1-50 nm, which is below the limits of conventional lithographic techniques.
- Several specialized techniques can be used to pattern at these dimensions (described below), however these invariably come at a cost of being able to position the elements close to one another. In other words, it is extremely difficult to pattern small channel elements, which are also closely spaced. This combination is ideally sought for practical implementation of these channel array FET devices.
- FIG. 4A shows a cross sectional view of a photoresist line 20 which has been patterned on top of a thin semiconducting layer 18 ; the semiconductor layer 18 lays atop an insulator 16 .
- the photoresist 20 is “trimmed” in FIG. 4B by exposure to, for example, an O 2 plasma. This removes organic resist from all sides (and top) exposed to the plasma, resulting in a linewidth reduction below the initially defined structure (shown in FIG. 4C ).
- the remaining photoresist pattern 20 is transferred into the underlying semiconductor layer 18 by, for example, reactive-ion etching (RIE) ( FIG. 4D ), and finally the photoresist line 20 is removed ( FIG. 4E ).
- RIE reactive-ion etching
- FIGS. 4A-4E works well for FET devices composed of a single channel element, however difficulties arise when adopting the technique to pattern devices composed of more than one element.
- FIGS. 5A-5C show another approach that can be used in forming such FET devices.
- FIG. 5A shows the initial photoresist pattern for forming an FET of two channel array elements.
- elements 20 , 18 , and 16 are as described above in FIGS. 4A-4E .
- the remaining structures After the O 2 trim to reduce linewidths, which is shown in FIG. 5B , the remaining structures have a large space between them ( FIG. 5C ). This is, of course, due to the fact that the feature center-positions cannot change during the O 2 trim. In an optimal device, these channel array elements would be packed as tightly as possible.
- FIGS. 6A-6D and 7 A- 7 C Another method for forming sub-lithographic FET channel elements involves the use of what is known as “sidewall” processes, and is illustrated in FIGS. 6A-6D and 7 A- 7 C.
- a line 26 in a conventional first hard mask material e.g., silicon dioxide
- RIE reactive ion etching
- a second hard mask material 28 e.g., silicon nitride
- An anisotropic etch of this second material 28 removes it from the semiconductor 18 as well as the top of the patterned line 26 , while leaving material on the sides ( FIG. 6C ).
- the first hard mask material 26 can be selectively removed by, e.g., wet chemical etching, leaving only the free-standing sidewall material 28 ( FIG. 6D ).
- the width of these sidewall features is determined by the deposition thickness of the second material. Sidewall processes are difficult in practice, however there have been several demonstrations of devices based on such processes.
- FIGS. 7A-7C Sidewall processes do not naturally lend themselves to form channel elements (the process shown in FIGS. 6A-6D forms two sidewalls), however this difficulty can be sidestepped by careful consideration of the initial line patterning step.
- the technique encounters greater difficulty when patterning devices formed of more than two channel elements, as shown in FIGS. 7A-7C .
- This structure shows two lithographically-defined lines 30 atop a stack including layers 18 and 16 which result in 4 free-standing sidewalls 32 ( FIG. 7C ).
- FIGS. 7A-7C sidewall processes also result in less-than-optimal device packing, and irregularly-spaced elements within a single device.
- each channel element has a width that is equal to or less than 50 nm, preferably less than 20 nm, and each channel array is comprised of elements where regular spacing between elements is equal to or less than 100 nm, preferably less than 40 nm.
- the present invention provides a method of fabricating FET channel elements using a self-assembly process, which sets the dimensions, density, and uniformity of the elements.
- self-assembly denotes the spontaneous organization of a material into a regular pattern.
- the characteristic dimensions of self-assembled films depend on fundamental length scales (such as molecular size), and are therefore both uniform and controllable.
- a system based on a diblock or triblock copolymer self-assembly is typically used.
- the block copolymer molecules can microphase separate on a nanometer-scale length scale, forming arrays of lines and spaces in a thin polymer film.
- Many different block copolymers such as, for example, a block copolymer of polystyrene and poly(methyl methacrylate) can be used for this process.
- the present invention provides an article comprising an array of elements having uniform and regular spacing between each of said elements that is equal to or less than 100 nm, each element having a width that is equal to or less than 50 nm.
- the width of the elements is less than 20 nm and the spacing between the elements is less than 40 nm.
- the present invention also provides a field effect transistor that comprises a source region and a drain region located in a semiconductor material; a channel region located between said source and drain regions; a gate dielectric located above said channel region; and a gate conductor located on said gate dielectric, wherein said channel region is composed of an array of more than one electrically isolated channel having a space there between, said space between each neighboring channel is located within a distance that is less than or equal to twice the width of each channel of said array.
- the present invention also provides a method of forming the above mentioned structures that include the use of a block copolymer self-assembly process.
- the method of the present invention includes the steps of: forming at least one opening in a semiconductor substrate, said at least one opening defining a channel region for a semiconductor device; forming a block copolymer having the formula A-B or A-B-A, where A comprises a polymer of a mono alkenyl arene and B is a polymer of acrylic acid, methacrylic acid or an ester thereof; selectively removing block B from within the at least one opening, leaving block A as a patterned mask; and etching exposed portions of the semiconductor substrate within the at least one opening to provide said channel region having an array of more than one electrically isolated channel, with the space between each neighboring channel being less than or equal to twice the width of an individual channel of said array.
- the block copolymer may comprise an asymmetric diblock copolymer that comprises about 60% or greater, preferably from about 60% to about 80 %, of block A, and about 40% or less, preferably from about 20% to 40%, of B block.
- This embodiment provides a template for etching the device channel array in which each of the individual channel array elements is defined by the matrix of cylindrical phase diblock copolymer pattern.
- the block copolymer may comprise a symmetric diblock copolymer that comprises from about 40% to about 60%, preferably 50%, of block A, and from about 40% to about 60%, preferably 50%, of block B.
- the template for defining the device channel array is provided in which each of the individual channel array elements is defined by a lamellar (i.e., sheet-like) polymer domain.
- another asymmetric diblock copolymer is used in which block A is present in an amount of less than about 40%, preferably from about 20% to about 40%, and block B is present in an amount of greater than about 60%, with an amount from about 60% to about 80% being more preferred.
- the template for the device channel array is provided in which each of the individual array elements is defined by a cylindrical polymer domain. The amounts of each of the blocks are based on weight percent of the total copolymer (e.g., 100 wt. %).
- block A of the block copolymer is comprised of polystyrene (PS) and block B of the block copolymer is comprised of a poly(methyl methacrylate) (PMMA).
- PS polystyrene
- PMMA poly(methyl methacrylate)
- FIGS. 1A-1C are pictorial representations (through cross sectional views) of prior art planar FET devices having different device widths. Specifically, devices widths w, 2w and 3 w are shown in FIGS. 1A-1C , respectively.
- FIG. 2 is a pictorial representation of three different channel elements for channel array FET devices. Specifically, finFET, tri-gate and nanowire elements are shown atop an insulator.
- FIGS. 3A-3C are pictorial representations (through cross sectional views) showing various prior art FET devices formed using channel elements (either finFET, tri-gate or nanowire).
- the device width is controlled by adding discrete elements in parallel.
- the width is 2 h
- the width is 4 h
- the width is 6 h.
- FIGS. 4A-4E are pictorial representations (through cross sectional views) of a channel element that is prepared using a prior art O 2 plasma trimming process.
- FIGS. 5A-5C are pictorial representations (through cross sectional views) illustrating the formation of two FET channel elements using a prior art O 2 plasma trimming process.
- FIGS. 6A-6D are pictorial representations (through cross sectional views) illustrating a structure including two FET channel elements that are prepared using a prior art sidewall process.
- FIGS. 7A-7C are pictorial representations (through cross sectional views) illustrating the formation of four FET channel elements using a prior art sidewall process.
- FIG. 8A is a pictorial representation (through a cross sectional view) illustrating a semiconductor structure including the channel array region of the present invention
- FIG. 8B is a pictorial representation (through a cross sectional view) illustrating a FET device of the present invention which includes the channel region depicted in FIG. 8A
- FIG. 8C is a top down view of FIG. 8B .
- FIGS. 9A-9B are pictorial representations (through cross sectional views) illustrating the formation of aligned polymer patterns using a first embodiment of the block copolymer assembly process of the present invention.
- FIGS. 10A-10B are pictorial representations (through cross sectional views) illustrating the formation of aligned polymer patterns using a second embodiment of the block copolymer assembly process of the present invention.
- FIGS. 11A-11B are pictorial representations (through cross sectional views) illustrating the formation of aligned polymer patterns using a third embodiment of the block copolymer assembly process of the present invention.
- FIGS. 12A-12G are pictorial representations (through cross sectional views) illustrating the process flow for forming semiconductor nanowire arrays using one of the self-assembly processes of the present invention.
- FIG. 8A is a cross sectional view of a structure 100 that includes the inventive channel region of the present invention.
- the structure 100 includes a semiconductor substrate 102 having a channel region 120 located at an upper surface thereof.
- the channel region 120 includes an array of more than one, preferably greater than two, electrically isolated channel 122 in which each neighboring channel 122 within the array is located within a distance D 1 of less than or equal to twice the width w of an individual channel.
- the channel region 120 is located within a portion of the semiconductor substrate 102 and it comprises patterned semiconductor material remaining after performing one of the self-assembly methods of the present invention and etching.
- the semiconductor substrate 102 may be comprised of a bulk semiconductor material including, for example, Si, Ge, SiGe, SiC, SiGeC, Ge, GaAs, GaN, InAs, InP and all other III/V or II/VI compound semiconductors.
- Semiconductor substrate 102 may also comprise an organic semiconductor or a layered semiconductor such as Si/SiGe, a silicon-on-insulator (SOI), a SiGe-on-insulator (SGOI) or germanium-on-insulator (GOI).
- the semiconductor substrate 102 is a semiconductor-on-insulator substrate that includes a bottom semiconductor layer 104 and a top semiconductor layer 108 that are separated by a buried insulator 106 .
- the buried insulator 106 may comprise a crystalline or non-crystalline oxide or nitride, for example.
- the semiconductor substrate 102 be composed of a Si-containing semiconductor material, i.e., a semiconductor material that includes silicon.
- the semiconductor substrate 102 may be doped, undoped or contain doped and undoped regions therein.
- the semiconductor substrate 102 may include a single crystal orientation or it may include at least two coplanar surface regions that have different crystal orientations (the latter substrate is referred to in the art as a hybrid substrate).
- the nFET is typically formed on a ( 100 ) crystal surface, while the pFET is typically formed on a ( 110 ) crystal plane.
- the hybrid substrate can be formed by techniques that are well known in the art.
- the semiconductor substrate 102 may also include a first doped (n- or p-) region, and a second doped (n- or p-) region.
- n- or p- doped
- the first doped region and the second doped region may be the same, or they may have different conductivities and/or doping concentrations. These doped regions are known as “wells” and they are formed utilizing conventional ion implantation processes.
- the isolation region may be a trench isolation region or a field oxide isolation region.
- the trench isolation region is formed utilizing a conventional trench isolation process well known to those skilled in the art. For example, lithography, etching and filling of the trench with a trench dielectric may be used in forming the trench isolation region.
- a liner may be formed in the trench prior to trench fill, a densification step may be performed after the trench fill and a planarization process may follow the trench fill as well.
- the field oxide may be formed utilizing a so-called local oxidation of silicon process.
- the at least one isolation region provides isolation between neighboring gate regions, typically required when the neighboring gates have opposite conductivities, i.e., nFETs and pFETs.
- the neighboring gate regions can have the same conductivity (i.e., both n- or p-type), or alternatively they can have different conductivities (i.e., one n-type and the other p-type).
- FIG. 8A is fabricated using one of the methods to be described in greater detail herein below.
- FIGS. 12A-12G provide a schematic of such a process flow that can be used in the present invention. Details concerning the channel region 120 are also provided herein below.
- a conventional CMOS process can be used in forming at least one FET that includes the inventive channel region 120 .
- the resultant FET structure that is formed after performing the conventional CMOS is shown in FIGS. 8B and 8C .
- This FET structure includes a gate dielectric 124 located on exposed walls of each individual channel 122 and a gate conductor 126 located on said substrate 102 and atop the channel region 120 that has been lined with the gate dielectric 124 .
- the gate dielectric 124 may be the same thickness on all sides of the individual channel 122 (as shown in the figure), or it may have a different thickness on the top surface of the individual channel 122 relative to the sides of the individual channel 122 .
- the gate dielectric 124 can be formed by a deposition process such as, for example, chemical vapor deposition (CVD), plasma-assisted CVD, metalorganic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), evaporation, reactive sputtering, chemical solution deposition and other like deposition processes.
- CVD chemical vapor deposition
- MOCVD metalorganic chemical vapor deposition
- ALD atomic layer deposition
- evaporation reactive sputtering
- chemical solution deposition and other like deposition processes evaporation, reactive sputtering, chemical solution deposition and other like deposition processes.
- the gate dielectric 124 can be formed by a thermal process such as oxidation, nitridation or oxynitridation.
- the gate dielectric 124 may also be formed utilizing any combination of the above processes.
- the gate dielectric 124 is comprised of SiO 2 , SiN, SiON, a high k metal oxide or a mixed metal oxide, or multilayers thereof.
- the term “high k” is used herein to denote an insulator having a dielectric constant of greater than about 4.0, preferably greater than 7.0.
- the gate dielectric 124 is a high k gate dielectric, it typically comprises a metal oxide or a mixed metal oxide that may optionally include silicon or nitrogen.
- high gate dielectrics that can be employed in the present invention include: HfO 2 , HfSiO x , ZrO 2 , ZrSiO x , Al 2 O 3 , TiO 2 , La 2 O 3 , SrTiO 3 , LaAlO 3 , CeO 2 , Y 2 O 3 and multilayers thereof
- the physical thickness of the gate dielectric 124 may vary, but typically, the gate dielectric 24 has a thickness from about 0.5 to about 10 nm, with a thickness from about 0.5 to about 3 nm being more typical.
- the gate conductor 126 is formed over the structure, including the channel region 120 that is lined with the gate dielectric 124 , utilizing a conventional deposition process such as, for example, CVD, plasma-assisted CVD, MOCVD, atomic layer deposition (ALD), evaporation, reactive sputtering, chemical solution deposition, plating and other like deposition processes.
- the gate conductor 126 is comprised of any conductive material including, for example, doped polysi, doped amorphous Si, doped SiGe, an elemental metal, an alloy including at least one elemental metal, an elemental nitride, an elemental silicide or multilayers thereof.
- metal gate conductors include, but are not limited to: TiN, TaSiN, TaN, W, Co, Ni, Cu, Cr, Mo and other like materials.
- amorphous Si, polySi or SiGe When amorphous Si, polySi or SiGe are used, the doping thereof may occur in-situ during the deposition process itself. Or alternatively, these materials may be first deposited and then subjected to a subsequent ion implantation process that introduces either an n- or p-type dopant within a predetermined portion of the gate conductor.
- the gate conductor 126 can be patterned by lithography and etching.
- the lithographic step includes applying a photoresist to the gate conductor 126 , exposing the photoresist to a desired pattern of radiation and developing the pattern using a conventional resist developer.
- the etching step includes the use of at least one of a dry etching step (including reactive-ion etching (RIE), ion beam etching (IBE), plasma etching or laser ablation), or a chemical wet etching process. A combination of various etching techniques can also be used.
- At least one spacer (not shown) is typically formed on exposed sidewalls of each of the patterned gate conductors that include channel region 120 .
- the at least one spacer is comprised of an insulator such as an oxide, nitride, oxynitride and/or any combination thereof.
- the at least one spacer is comprised of SiN.
- the at least one spacer is formed by deposition and etching.
- Source/drain diffusion regions 128 are then formed into the substrate 102 , for example the top semiconductor layer 108 of the semiconductor-on-insulator substrate.
- the source/drain diffusion regions are formed utilizing ion implantation and an annealing step.
- the annealing step serves to activate the dopants that were implanted by the previous implant step.
- the conditions for the ion implantation and annealing are well known to those skilled in the art.
- the source/drain diffusion regions may also include extension implant regions, which are formed prior to source/drain implantation using a conventional extension implant.
- the extension implant may be followed by an activation anneal, or alternatively the dopants implanted during the extension implant and the source/drain implant can be activated using the same activation anneal cycle.
- Halo implants are also contemplated herein. It is noted that doping of the Si-containing gate conductors can occur during the aforementioned implantations.
- channel region 120 may also be referred to herein as a region that includes channel array elements that have a uniform size, e.g., width, as well as spacing between each of the individual channel elements.
- the channel region 120 comprises an array of wires that are composed of semiconductor material that has been protected by block A after block B has been selectively removed from that at least one opening.
- the channel array elements i.e., individual channels 122
- the channel array elements have uniform and regular spacing between each of the elements that is equal to or less than 100 nm and each channel element has a width that is equal to or less than 50 nm. More specifically, the channel array elements, i.e., individual channels 122 , have uniform and regular spacing between each of the elements from about 5 to about 50 nm and each channel element has a width from about 5 to about 40 nm. It is noted that each neighboring channel 122 within the array is located within a distance that is equal to or less than twice the width of an individual channel of the array. The variation of the channel element width is less than 25 percent of the average width, and the variation of the regular spacing between channel elements in the array is less than 25 percent of the mean spacing between channel array elements.
- the channel elements of the present invention i.e., semiconductor wires, are characterized as having a length from about 1 nm to less than about 1 micron.
- the channel elements of the present invention have a width of about 1 nm to less than about 1 micron, preferably about 5 nm to about 30 nm.
- the channel elements of the present invention have an aspect ratio (i.e., height to width ratio) that is on the order of about 0.25:1 or greater, preferably, from about 0.25:1 to about 1000:1.
- the channel region 120 is formed by first forming at least one opening in the semiconductor substrate 102 .
- the at least one opening is used in the present invention in defining the channel region 120 for the semiconductor device.
- the at least one opening is formed by conventional lithography and etching.
- the lithographic and etching steps used in forming the at least one opening may include the same processing as described above for making a trench isolation region.
- Block copolymers employed in the present invention consist of amphiphilic components which are attached by covalent bonding. Examples include, but are not limited to: linear diblock, triblock, and multiblock copolymers, star copolymers, and graft copolymers. In the present invention, diblock and triblock copolymers are typically used. Because of the incompatibility between the polymer molecules and connectivity constraints, block copolymers spontaneously self-assemble into microphase-separated nanometer size domains that exhibit ordered morphologies at equilibrium. In a given block copolymer system, the relative chain lengths of the blocks determine the resulting morphology.
- microdomain morphologies in bulk samples include periodic arrangements of lamellae, cylinders, and spheres.
- the sizes and periods of these microdomain structures are governed by the chain dimensions and are typically on the order of 10 nm.
- Sub-10 nm structures are also obtainable by choosing appropriate blocks with a high Flory-Huggins interaction parameter and decreasing the block lengths.
- Ordered structures can form in any block copolymer which has sufficient incompatibility between the blocks (determined by the degree of polymerization N, the Flory-Huggins interaction parameter, and the copolymer architecture and block lengths).
- the block copolymers employed in the present invention typically include at least one first component, e.g., block A, that is left unaffected or is cross-linked by exposure to radiation and at least one second component, e.g., block B, that has a response to radiation.
- first component e.g., block A
- second component e.g., block B
- the second component can be removed by this method, leaving behind the first component, which maintains its original structure or pattern.
- Types of radiation which can be used, include electromagnetic radiation (UV light/x-rays), electron beams, beams of nuclear particles, etc.
- poly(methyl methacrylate) PMMA
- PMMA poly(methyl methacrylate)
- PS polystyrene
- PMMA poly(methyl methacrylate)
- diblock copolymers that can be used in the present invention include, but are not limited to: polyethyleneoxide-polyisoprene, polyethyleneoxide-polybutadiene, polyethyleleoxide-polystyrene, polyetheleneoxide-polymethylmethacrylate, polystyrene-polyvinylpyridine, polystyrene-polyisoprene, polystyrene-polybutadiene, polybutadiene-polyvinylpyridine, and polyisoprene-polymethylmethacrylate.
- the morphology of the self-assembled diblock copolymer thin film may be adjusted by varying the relative molecular weight ration of the two polymer blocks composing the diblock copolymers. For ratios greater than about 80:20, the diblock copolymer assembles into a spherical phase. For ratios between about 60:40 and 80:20, the diblock copolymer assembles into a cylindrical phase. For ratios between about 50:50 and 60:40, the film takes on a lamellar phase.
- block B may be removed by ozone treatment, reactive ion etching, wet chemical or ion beam etching.
- the block copolymer employed in the present invention has the formula A-B or A-B-A, where A is a polymer of a mono alkenyl arene and B is a polymer of acrylic or methacrylic acid or an ester thereof. It is again noted that block B of the block copolymer is a polymer that can be readily removed from the copolymer during a subsequent removal process.
- Mono alkenyl arenes within the contemplation of the present invention are vinyl aromatic monomers which include, for example, styrene, a-methylstyrene, p-methylstyrene, p-tert-butylstyrene, 1,3-dimenthylstyrene, vinyl toluene, vinyl napthalenes and mixtures thereof.
- vinyl aromatic monomers include, for example, styrene, a-methylstyrene, p-methylstyrene, p-tert-butylstyrene, 1,3-dimenthylstyrene, vinyl toluene, vinyl napthalenes and mixtures thereof.
- styrene is most preferred due to its easy availability and relatively low cost.
- Block A of the copolymer used in the present invention typically has a molecular weight from about 10 to about 100 kg/mol, with a molecular weight from about 20 to about 50 kg/mol being more typical.
- each end block A may have the same or different molecular weight.
- the two end blocks A of the triblock copolymer have different molecular weights, the molecular weights of the two end segments are within the range provided above.
- polystyrene is used as block A, the polystyrene typically has a molecular weight from about 10 to about 100 kg/mol, with a molecular weight from about 20 to about 50 kg/mol being more typical.
- block B of the block copolymer is acrylic acid, methacrylic acid or an ester thereof.
- examples of such polymers include acrylic acid, methacrylic acid, methyl methacrylate, ethyl acrylic acid, ethyl methacrylate, n-butyl methacrylic, isobutyl methacrylate, isodecyl methacrylate, lauryl methacrylate, stearyl methacrylate, and the like.
- block B of the block copolymer is methyl methacrylate.
- Block B of the block copolymer used in the present invention typically has a molecular weight from about 5 to about 50 kg/mol, with a molecular weight from about 10 to about 30 kg/mol being more typical.
- the PMMA typically has a molecular weight from about 5 to about 50 kg/mol, with a molecular weight from about 10 to about 30 kg/mol being more typical.
- the block copolymer used in forming the channel region 120 may comprise an asymmetric block copolymer or a symmetric block copolymer.
- the amount of block A is from about 20 to about 80 and the remainder is the B block. The amounts are based on the total weight of the copolymer and thus they are in terms of the specific block's weight
- the block copolymer may comprise an asymmetric diblock copolymer that comprises about 60% or greater, preferably from about 60% to about 80%, of block A, and about 40% or less, preferably from about 20% to 40%, of B block.
- This embodiment provides a template for etching the device channel array in which each of the individual channel array elements is defined by the matrix of cylindrical phase diblock copolymer pattern.
- the block copolymer may comprise a symmetric diblock copolymer that comprises from about 40% to about 60%, preferably 50%, of block A, and from about 40% to about 60%, preferably 50%, of block B.
- the template for defining the device channel array is provided in which each of the individual channel array elements is defined by a lamellar (i.e., sheet-like) polymer domain.
- another asymmetric diblock copolymer is used in which block A is present in an amount of less than about 40%, preferably from about 20% to about 40%, and block B is present in an amount of greater than about 60%, with an amount from about 60% to about 80% being more preferred.
- the template for the device channel array is provided in which each of the individual array elements is defined by a cylindrical polymer domain. The amounts of each of the blocks are based on weight percent of the total copolymer.
- block A is comprised of polystyrene (PS) and block B is comprised of a poly(methyl methacrylate) (PMMA).
- PS polystyrene
- PMMA poly(methyl methacrylate)
- the block copolymer is formed into the at least one opening utilizing a conventional deposition process such as, for example, spin-on coating, CVD, plasma-assisted CVD, evaporation, chemical solution deposition and other like techniques. It is noted that during the deposition of the block copolymer within the at least one opening, some of the block copolymer is formed atop the surface of the semiconductor substrate 102 .
- the block copolymer may be subjected to conventional drying steps in which residual solvent is removed from the deposited film. During the drying step, or in a subsequent heating step, the heating or drying temperature causes the individual polymers within the block copolymer to undergo a microphase separation. The microphase separation results in the formation of line/space patterns within the film.
- block B is selectively removed within the at least one opening to provide the pattern for forming the inventive channel region 120 .
- the selective removal of block B can be performed by exposing the deposited copolymer to radiation and then immersing the exposed block copolymer in a chemical solvent.
- a UV exposure is performed by applying radiation having a wavelength from about 170 to about 400 mn, preferably from about 190 to about 300 nm, onto the deposited copolymer.
- the UV exposure may be performed at a substrate temperature from about 10° to about 100° C.
- the UV exposure may be performed using a continuous exposure or pulsed exposure.
- the UV exposure effects block B by, in this case, chain-scissioning the PMMA to make it soluble in a suitable solvent.
- the UV exposure cross-links block A polystyrene. It is noted that the UV exposure is optional and is not required.
- the chemical solvent that can be used in selectively removing block B includes any solvent in which block B is soluble and in which block A is insoluble.
- the chemical solvent used following the UV exposure step can include: acetic acid, isopropyl alcohol, or methyl iso-butyl ketone.
- the selective removal process of the block B from the matrix of the deposited polymer can be performed by exposing the deposited polymer to ozone.
- the ozone exposure is performed at a substrate temperature from about 10° to about 100° C.
- the ozone exposure includes the use of any ozone-containing source including, for example, air.
- one or more etching steps such as reactive-ion etching, can be used to transfer the pattern provided by block A into the underlying semiconductor substrate 102 . During one of the later etching processing, the remaining block A of the block copolymer is removed from the structure.
- Method 1 (Embodiment 1): This method utilizes an asymmetric A-B diblock copolymer in which block A is present as the majority component and block B is present in lesser amounts than block A.
- the polymer block B is one which can be preferentially removed from the film, e.g., by exposure to UV radiation and immersion in a chemical solvent, or by exposure to ozone.
- a polymer of this composition is applied to a surface containing a lithographically defined topography ( FIG. 9A )
- a resulting line/space pattern forms in which half-cylinders of block B are embedded in a matrix of block A.
- the resulting pattern self aligns with the preexisting topography. Removal of block B leaves the lithographically-defined line subdivided into periods of the underlying block A matrix. This is illustrated in FIG. 9B .
- Method 2 (Embodiment 2): This method utilizes an asymmetric A-B diblock copolymer in which block A is present as the minority component and block B is present in a greater amount.
- the polymer block B is one which can be preferentially removed from the film, e.g., by exposure to UV radiation and immersion in a chemical solvent, or by exposure to ozone.
- a polymer of this composition is applied to a surface containing a lithographically defined topography ( FIG. 10A )
- a resulting line/space pattern forms in which half-cylinders of block A are embedded in a matrix of block B.
- the resulting pattern self aligns with the preexisting topography. Removal of block B leaves the lithographically-defined line subdivided into periods of the underlying block A matrix. This is illustrated in FIG. 10B .
- Method 3 Symmetric A-B diblock copolymer is used and is applied within an opening as discussed above.
- blocks A and B have substantially the same weight % in the total block copolymer and block B is a block which can be preferentially removed from the polymer film, e.g., by exposure to UV radiation and immersion in a chemical solvent, or by exposure to ozone.
- a polymer of this composition is applied to a surface containing a lithographically defined topography ( FIG. 11A )
- a resulting line/space pattern forms in which lines/spaces of block A are embedded in a matrix of block B.
- the resulting pattern self aligns with the preexisting topography. Removal of block B leaves the lithographically-defined line subdivided into periods of the underlying block A matrix. This is illustrated in FIG. 11 B .
- the array pattern is formed in the diblock copolymer material using any of the three above-described methods, it can be used to template the patterning of underlying materials.
- One method by which this templating could take place is described herein, although there are other examples. It is noted that although detail methods for forming an array of semiconducting wires is provided, the technique described above can similarly be used to form wire arrays of conducting materials (e.g., metals) or wire arrays of insulating materials.
- the process for forming arrays of silicon wires is shown schematically in FIGS. 12A-12G .
- the initial semiconductor substrate 102 shown in FIG. 2A , is a semiconductor-on-insulator (SOI) substrate, in which a thin top semiconductor layer 108 is separated from the semiconductor substrate 104 by a buried insulator 106 .
- SOI semiconductor-on-insulator
- Conventional lithography and etching are used to create a topographic pattern in the top semiconductor layer 108 (see, FIG. 12B ).
- Diblock copolymer self-assembly subdivides this topographic pattern into smaller scale lines and spaces ( FIGS. 12C and 12D ).
- the assembly method 1 described above is used.
- Reactive ion etching in oxygen removes polymer material from between the lines in the self-assembled pattern (see, FIG. 12E ).
- Reactive ion etching of silicon removes silicon from everywhere not protected by polymer, leaving only a line/space pattern remaining (e.g., FIG. 12F ).
- a second reactive ion etch in oxygen removes any remaining polymer. (see, FIG. 12G ).
Abstract
Description
- The present invention relates to semiconductor devices and methods of fabricating the same. More particularly, the present invention relates to field effect transistors (FETs) in which the channel region of each of the FETs is composed of an array of more than one electrically isolated channel. In accordance with the present invention, the distance between each neighboring channel is less than or equal to twice the width of an individual channel within the array. The FETs of the present invention are fabricated using methods in which self-assembled block copolymers are employed in forming the channel region.
- The dimensions of semiconductor field effect transistors (FETs) have been steadily shrinking over the last thirty 30 years or so, as scaling to smaller dimensions leads to continuing device performance improvements. Planar FET devices have a conducting gate electrode positioned above a semiconducting channel, and electrically isolated from the channel by a thin layer of gate dielectric. Applying voltage to the conducting gate controls current through the channel.
- For a given device length, the amount of current drive for an FET is defined by the device width (w). Current drive scales proportionally to device width, with wider devices carrying more current than narrower device. This idea is illustrated schematically in
FIGS. 1A-1C . Specifically,FIGS. 1A-1C are cross sectional views of planar FETs including asemiconductor substrate 10, a gate dielectric 12 and agate conductor 14. As shown, the FET ofFIG. 1A has a device width w, the FET ofFIG. 1B has a device width of 2 w and the FET ofFIG. 1C has a device width of 3 w. In these devices, the width can be changed to any arbitrary value, as it is defined lithographically. Different parts of integrated circuits (ICs) require FETs to drive different amounts of current, i.e., with different device widths, which is particularly easy to accommodate in planar FET devices by merely changing the device gate width (using lithography). - With conventional planar FET scaling reaching fundamental limits, the semiconductor industry is looking at more unconventional device geometries, which will facilitate continued performance improvements. One such class of device geometries involves transforming the transistor's semiconducting channel from a planar sheet into an array of parallel channel elements. Single devices of this type have current flowing through multiple channel elements in parallel.
- Devices utilizing such channel arrays come in different flavors, and can be summarized as follows:
-
- (i) finFET: In a typical finFET structure, one of the channel array elements is a semiconducting “fin” of width w and height h, where typically w<h. The gate dielectric and gate conductor are positioned around the fin such that current flows down the channel on the two sides of the fin (generally, finFETs do not use the fin top surface as part of the conducting channel).
- (ii) tri-gate FET: In such a device, one of the channel array elements has width w and height h, with w˜h, or w>h. The gate dielectric and gate conductor are positioned around the channel such that current flows down the channel on three sides.
- (iii) nanowire FET: In this device, one of the channel array elements has width w and height h roughly equal. That is, w˜h. Typically, in a nanowire FET, the gate dielectric and gate conductor are positioned around the channel such that current flows down the channel on three sides. In other implementations, the gate conductor and gate dielectric wrap all around the nanowire elements such that current flows down the entire nanowire perimeter. Nanowires are also often cylindrical rather than the cubic shape shown in
FIG. 2 .
- The channel array elements of the foregoing described devices are shown, for example, in
FIG. 2 , wherereference numeral 16 denotes an insulator such as an oxide, andreference numeral 18 denotes a semiconductor such as, for example, Si, Ge, SiGe, GaAs, InAs, InP and other III/V or IIVI compound semiconductors. - Adjusting the current drive of any of these channel array FETs is not as straightforward as for the planar FET described above. One approach is to adjust the channel element (e.g., fin, tri-gate element, nanowires) dimensions for different devices, i.e., increasing h for some devices would increase their current drive relative to others. From a fabrication standpoint however, this approach is difficult and impractical.
- Rather, current drive in these devices can be more easily adjusted using the scheme shown in
FIGS. 3A-3C , wherereference numeral 16 is an insulator,reference numeral 18 is a semiconductor,reference numeral 12 is a gate dielectric including, for example, SiO2, SiON, SiN, metal oxides, or mixed metal oxides, andreference numeral 14 is a gate conductor including polysi, a conductive elemental metal, an alloy including at least one conductive elemental metal, or a nitride or silicide of a conductive elemental metal. In these devices, current drive is increased by incrementally adding channel elements in parallel. - Specifically, the device shown in
FIG. 3A is composed of one channel element, while the device shown inFIG. 3B contains two channel elements and the device shown inFIG. 3B contains three channel elements. Correspondingly, the device shown inFIG. 3C drives three times as much current (i.e., three times the device width) as the device shown inFIG. 3A . In these FETs, the device width w is controlled by adding channel discrete elements in parallel. The three devices shown inFIGS. 3A-3C have widths of 2 h, 4 h, and 6 h, respectively. Arbitrarily large current drives can be achieved by adding channel elements to the device. - A main difficulty in fabricating any of these devices consisting of multiple channel elements (i.e., more than one fin, more than one nanowire, etc.) is in patterning and placement of the channel array elements. It is desirable that channel element widths (w) are small, i.e., in the range of 1-50 nm, which is below the limits of conventional lithographic techniques. Several specialized techniques can be used to pattern at these dimensions (described below), however these invariably come at a cost of being able to position the elements close to one another. In other words, it is extremely difficult to pattern small channel elements, which are also closely spaced. This combination is ideally sought for practical implementation of these channel array FET devices.
- Generally speaking, formation of the channel array elements comprising these advanced FET designs requires patterning at sub-lithographic dimensions. While certainly there have been device demonstrations using different methods of high-resolution “research” types of lithography (such as electron-beam lithography), the discussion herein is limited to methods which are considered manufacturable. That is, methods that have a high-throughput, and are cost effective.
- One approach is illustrated schematically in
FIGS. 4A-4E .FIG. 4A shows a cross sectional view of aphotoresist line 20 which has been patterned on top of a thinsemiconducting layer 18; thesemiconductor layer 18 lays atop aninsulator 16. Thephotoresist 20 is “trimmed” inFIG. 4B by exposure to, for example, an O2 plasma. This removes organic resist from all sides (and top) exposed to the plasma, resulting in a linewidth reduction below the initially defined structure (shown inFIG. 4C ). The remainingphotoresist pattern 20 is transferred into theunderlying semiconductor layer 18 by, for example, reactive-ion etching (RIE) (FIG. 4D ), and finally thephotoresist line 20 is removed (FIG. 4E ). - This approach shown schematically in
FIGS. 4A-4E works well for FET devices composed of a single channel element, however difficulties arise when adopting the technique to pattern devices composed of more than one element. -
FIGS. 5A-5C show another approach that can be used in forming such FET devices.FIG. 5A shows the initial photoresist pattern for forming an FET of two channel array elements. In these drawing,elements FIGS. 4A-4E . After the O2 trim to reduce linewidths, which is shown inFIG. 5B , the remaining structures have a large space between them (FIG. 5C ). This is, of course, due to the fact that the feature center-positions cannot change during the O2 trim. In an optimal device, these channel array elements would be packed as tightly as possible. - Another method for forming sub-lithographic FET channel elements involves the use of what is known as “sidewall” processes, and is illustrated in
FIGS. 6A-6D and 7A-7C. Initially, aline 26 in a conventional first hard mask material (e.g., silicon dioxide) is formed using standard lithography and RIE on astack containing semiconductor 18 and insulator 16 (FIG. 6A ). Conformal deposition of a second hard mask material 28 (e.g., silicon nitride) on top of this structure results in the situation shown inFIG. 6B . An anisotropic etch of thissecond material 28 removes it from thesemiconductor 18 as well as the top of the patternedline 26, while leaving material on the sides (FIG. 6C ). Finally, the firsthard mask material 26 can be selectively removed by, e.g., wet chemical etching, leaving only the free-standing sidewall material 28 (FIG. 6D ). The width of these sidewall features is determined by the deposition thickness of the second material. Sidewall processes are difficult in practice, however there have been several demonstrations of devices based on such processes. - Sidewall processes do not naturally lend themselves to form channel elements (the process shown in
FIGS. 6A-6D forms two sidewalls), however this difficulty can be sidestepped by careful consideration of the initial line patterning step. The technique encounters greater difficulty when patterning devices formed of more than two channel elements, as shown inFIGS. 7A-7C . This structure shows two lithographically-definedlines 30 atop astack including layers FIG. 7C ). As shown inFIGS. 7A-7C , sidewall processes also result in less-than-optimal device packing, and irregularly-spaced elements within a single device. - In view of the above, there is still a need for providing methods, which form structures which have inherent advantages over all prior art methods. That is, there is a need for providing channel array FET devices where each channel element has a width that is equal to or less than 50 nm, preferably less than 20 nm, and each channel array is comprised of elements where regular spacing between elements is equal to or less than 100 nm, preferably less than 40 nm.
- Achieving improvements over the conventional means of forming the channel array FETs described above requires better control over element dimensions and efficient packing of device channel elements into arrays in which the spacing between each element is uniform and regular. The present invention provides a method for achieving these improvements, which leads to the optimal device structure.
- As mentioned above, previous demonstrations have used oxygen plasma trimming or sidewall spacer processes to define the widths of FET channel elements—these techniques have the inherent limitations on packing density as previously described. The present invention provides a method of fabricating FET channel elements using a self-assembly process, which sets the dimensions, density, and uniformity of the elements. For purposes of this application, the term “self-assembly” denotes the spontaneous organization of a material into a regular pattern. The characteristic dimensions of self-assembled films depend on fundamental length scales (such as molecular size), and are therefore both uniform and controllable.
- There are several self-assembling systems that can result in regular arrays of channel elements. In the present invention, a system based on a diblock or triblock copolymer self-assembly is typically used. Under suitable process conditions, the block copolymer molecules can microphase separate on a nanometer-scale length scale, forming arrays of lines and spaces in a thin polymer film. Many different block copolymers such as, for example, a block copolymer of polystyrene and poly(methyl methacrylate) can be used for this process.
- Specifically, and in broad terms, the present invention provides an article comprising an array of elements having uniform and regular spacing between each of said elements that is equal to or less than 100 nm, each element having a width that is equal to or less than 50 nm.
- In one embodiment of the present invention the width of the elements is less than 20 nm and the spacing between the elements is less than 40 nm.
- The present invention also provides a field effect transistor that comprises a source region and a drain region located in a semiconductor material; a channel region located between said source and drain regions; a gate dielectric located above said channel region; and a gate conductor located on said gate dielectric, wherein said channel region is composed of an array of more than one electrically isolated channel having a space there between, said space between each neighboring channel is located within a distance that is less than or equal to twice the width of each channel of said array.
- The present invention also provides a method of forming the above mentioned structures that include the use of a block copolymer self-assembly process. Specifically, and in one embodiment, the method of the present invention includes the steps of: forming at least one opening in a semiconductor substrate, said at least one opening defining a channel region for a semiconductor device; forming a block copolymer having the formula A-B or A-B-A, where A comprises a polymer of a mono alkenyl arene and B is a polymer of acrylic acid, methacrylic acid or an ester thereof; selectively removing block B from within the at least one opening, leaving block A as a patterned mask; and etching exposed portions of the semiconductor substrate within the at least one opening to provide said channel region having an array of more than one electrically isolated channel, with the space between each neighboring channel being less than or equal to twice the width of an individual channel of said array.
- In one embodiment, the block copolymer may comprise an asymmetric diblock copolymer that comprises about 60% or greater, preferably from about 60% to about 80 %, of block A, and about 40% or less, preferably from about 20% to 40%, of B block. This embodiment provides a template for etching the device channel array in which each of the individual channel array elements is defined by the matrix of cylindrical phase diblock copolymer pattern. In another embodiment, the block copolymer may comprise a symmetric diblock copolymer that comprises from about 40% to about 60%, preferably 50%, of block A, and from about 40% to about 60%, preferably 50%, of block B. In this embodiment, the template for defining the device channel array is provided in which each of the individual channel array elements is defined by a lamellar (i.e., sheet-like) polymer domain. In yet another embodiment, another asymmetric diblock copolymer is used in which block A is present in an amount of less than about 40%, preferably from about 20% to about 40%, and block B is present in an amount of greater than about 60%, with an amount from about 60% to about 80% being more preferred. In this embodiment, the template for the device channel array is provided in which each of the individual array elements is defined by a cylindrical polymer domain. The amounts of each of the blocks are based on weight percent of the total copolymer (e.g., 100 wt. %).
- In a preferred embodiment, block A of the block copolymer is comprised of polystyrene (PS) and block B of the block copolymer is comprised of a poly(methyl methacrylate) (PMMA).
-
FIGS. 1A-1C are pictorial representations (through cross sectional views) of prior art planar FET devices having different device widths. Specifically, devices widths w, 2w and 3 w are shown inFIGS. 1A-1C , respectively. -
FIG. 2 is a pictorial representation of three different channel elements for channel array FET devices. Specifically, finFET, tri-gate and nanowire elements are shown atop an insulator. -
FIGS. 3A-3C are pictorial representations (through cross sectional views) showing various prior art FET devices formed using channel elements (either finFET, tri-gate or nanowire). In these drawings, the device width is controlled by adding discrete elements in parallel. InFIG. 3A , the width is 2 h, inFIG. 3B , the width is 4 h, and inFIG. 3C , the width is 6h. -
FIGS. 4A-4E are pictorial representations (through cross sectional views) of a channel element that is prepared using a prior art O2 plasma trimming process. -
FIGS. 5A-5C are pictorial representations (through cross sectional views) illustrating the formation of two FET channel elements using a prior art O2 plasma trimming process. -
FIGS. 6A-6D are pictorial representations (through cross sectional views) illustrating a structure including two FET channel elements that are prepared using a prior art sidewall process. -
FIGS. 7A-7C are pictorial representations (through cross sectional views) illustrating the formation of four FET channel elements using a prior art sidewall process. -
FIG. 8A is a pictorial representation (through a cross sectional view) illustrating a semiconductor structure including the channel array region of the present invention,FIG. 8B is a pictorial representation (through a cross sectional view) illustrating a FET device of the present invention which includes the channel region depicted inFIG. 8A ; andFIG. 8C is a top down view ofFIG. 8B . -
FIGS. 9A-9B are pictorial representations (through cross sectional views) illustrating the formation of aligned polymer patterns using a first embodiment of the block copolymer assembly process of the present invention. -
FIGS. 10A-10B are pictorial representations (through cross sectional views) illustrating the formation of aligned polymer patterns using a second embodiment of the block copolymer assembly process of the present invention. -
FIGS. 11A-11B are pictorial representations (through cross sectional views) illustrating the formation of aligned polymer patterns using a third embodiment of the block copolymer assembly process of the present invention. -
FIGS. 12A-12G are pictorial representations (through cross sectional views) illustrating the process flow for forming semiconductor nanowire arrays using one of the self-assembly processes of the present invention. - The present invention, which provides an improved channel array semiconductor device and methods of fabricating the same, will now be described in greater detail by referring to the following discussion as well as drawings that accompany the present application. It is noted that the drawings of the present application are provided for illustrative purposes and thus they are not drawn to scale.
- Reference is first made to
FIG. 8A which is a cross sectional view of astructure 100 that includes the inventive channel region of the present invention. Specifically, thestructure 100 includes asemiconductor substrate 102 having achannel region 120 located at an upper surface thereof. In accordance with the present invention, thechannel region 120 includes an array of more than one, preferably greater than two, electricallyisolated channel 122 in which each neighboringchannel 122 within the array is located within a distance D1 of less than or equal to twice the width w of an individual channel. Thechannel region 120 is located within a portion of thesemiconductor substrate 102 and it comprises patterned semiconductor material remaining after performing one of the self-assembly methods of the present invention and etching. - The
semiconductor substrate 102 may be comprised of a bulk semiconductor material including, for example, Si, Ge, SiGe, SiC, SiGeC, Ge, GaAs, GaN, InAs, InP and all other III/V or II/VI compound semiconductors.Semiconductor substrate 102 may also comprise an organic semiconductor or a layered semiconductor such as Si/SiGe, a silicon-on-insulator (SOI), a SiGe-on-insulator (SGOI) or germanium-on-insulator (GOI). Preferably, and as illustrated in the drawings, thesemiconductor substrate 102 is a semiconductor-on-insulator substrate that includes abottom semiconductor layer 104 and atop semiconductor layer 108 that are separated by a buriedinsulator 106. The buriedinsulator 106 may comprise a crystalline or non-crystalline oxide or nitride, for example. In some embodiments of the present invention, it is preferred that thesemiconductor substrate 102 be composed of a Si-containing semiconductor material, i.e., a semiconductor material that includes silicon. Thesemiconductor substrate 102 may be doped, undoped or contain doped and undoped regions therein. Thesemiconductor substrate 102 may include a single crystal orientation or it may include at least two coplanar surface regions that have different crystal orientations (the latter substrate is referred to in the art as a hybrid substrate). When a hybrid substrate is employed, the nFET is typically formed on a (100) crystal surface, while the pFET is typically formed on a (110) crystal plane. The hybrid substrate can be formed by techniques that are well known in the art. - The
semiconductor substrate 102 may also include a first doped (n- or p-) region, and a second doped (n- or p-) region. For clarity, the doped regions are not specifically shown in the drawing of the present application. The first doped region and the second doped region may be the same, or they may have different conductivities and/or doping concentrations. These doped regions are known as “wells” and they are formed utilizing conventional ion implantation processes. - At least one isolation region (not shown) is then typically formed into the
semiconductor substrate 102. The isolation region may be a trench isolation region or a field oxide isolation region. The trench isolation region is formed utilizing a conventional trench isolation process well known to those skilled in the art. For example, lithography, etching and filling of the trench with a trench dielectric may be used in forming the trench isolation region. Optionally, a liner may be formed in the trench prior to trench fill, a densification step may be performed after the trench fill and a planarization process may follow the trench fill as well. The field oxide may be formed utilizing a so-called local oxidation of silicon process. Note that the at least one isolation region provides isolation between neighboring gate regions, typically required when the neighboring gates have opposite conductivities, i.e., nFETs and pFETs. The neighboring gate regions can have the same conductivity (i.e., both n- or p-type), or alternatively they can have different conductivities (i.e., one n-type and the other p-type). - It is noted that the
channel region 120 shown inFIG. 8A is fabricated using one of the methods to be described in greater detail herein below.FIGS. 12A-12G provide a schematic of such a process flow that can be used in the present invention. Details concerning thechannel region 120 are also provided herein below. - Following the formation of the
structure 100 shown inFIG. 8A , a conventional CMOS process can be used in forming at least one FET that includes theinventive channel region 120. The resultant FET structure that is formed after performing the conventional CMOS is shown inFIGS. 8B and 8C . This FET structure includes agate dielectric 124 located on exposed walls of eachindividual channel 122 and agate conductor 126 located on saidsubstrate 102 and atop thechannel region 120 that has been lined with thegate dielectric 124. Thegate dielectric 124 may be the same thickness on all sides of the individual channel 122 (as shown in the figure), or it may have a different thickness on the top surface of theindividual channel 122 relative to the sides of theindividual channel 122. - The
gate dielectric 124 can be formed by a deposition process such as, for example, chemical vapor deposition (CVD), plasma-assisted CVD, metalorganic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), evaporation, reactive sputtering, chemical solution deposition and other like deposition processes. Alternatively, thegate dielectric 124 can be formed by a thermal process such as oxidation, nitridation or oxynitridation. Thegate dielectric 124 may also be formed utilizing any combination of the above processes. - The
gate dielectric 124 is comprised of SiO2, SiN, SiON, a high k metal oxide or a mixed metal oxide, or multilayers thereof. The term “high k” is used herein to denote an insulator having a dielectric constant of greater than about 4.0, preferably greater than 7.0. When thegate dielectric 124 is a high k gate dielectric, it typically comprises a metal oxide or a mixed metal oxide that may optionally include silicon or nitrogen. Some examples of high gate dielectrics that can be employed in the present invention include: HfO2, HfSiOx, ZrO2, ZrSiOx, Al2O3, TiO2, La2O3, SrTiO3, LaAlO3, CeO2, Y2O3 and multilayers thereof - The physical thickness of the
gate dielectric 124 may vary, but typically, the gate dielectric 24 has a thickness from about 0.5 to about 10 nm, with a thickness from about 0.5 to about 3 nm being more typical. - Next, the
gate conductor 126 is formed over the structure, including thechannel region 120 that is lined with thegate dielectric 124, utilizing a conventional deposition process such as, for example, CVD, plasma-assisted CVD, MOCVD, atomic layer deposition (ALD), evaporation, reactive sputtering, chemical solution deposition, plating and other like deposition processes. Thegate conductor 126 is comprised of any conductive material including, for example, doped polysi, doped amorphous Si, doped SiGe, an elemental metal, an alloy including at least one elemental metal, an elemental nitride, an elemental silicide or multilayers thereof. Examples of metal gate conductors include, but are not limited to: TiN, TaSiN, TaN, W, Co, Ni, Cu, Cr, Mo and other like materials. - When amorphous Si, polySi or SiGe are used, the doping thereof may occur in-situ during the deposition process itself. Or alternatively, these materials may be first deposited and then subjected to a subsequent ion implantation process that introduces either an n- or p-type dopant within a predetermined portion of the gate conductor.
- Following the formation of the structure shown in
FIG. 8B , thegate conductor 126 can be patterned by lithography and etching. The lithographic step includes applying a photoresist to thegate conductor 126, exposing the photoresist to a desired pattern of radiation and developing the pattern using a conventional resist developer. The etching step includes the use of at least one of a dry etching step (including reactive-ion etching (RIE), ion beam etching (IBE), plasma etching or laser ablation), or a chemical wet etching process. A combination of various etching techniques can also be used. - At least one spacer (not shown) is typically formed on exposed sidewalls of each of the patterned gate conductors that include
channel region 120. The at least one spacer is comprised of an insulator such as an oxide, nitride, oxynitride and/or any combination thereof. Preferably, the at least one spacer is comprised of SiN. The at least one spacer is formed by deposition and etching. - Source/drain diffusion regions 128 (see
FIG. 8C ) are then formed into thesubstrate 102, for example thetop semiconductor layer 108 of the semiconductor-on-insulator substrate. The source/drain diffusion regions are formed utilizing ion implantation and an annealing step. The annealing step serves to activate the dopants that were implanted by the previous implant step. The conditions for the ion implantation and annealing are well known to those skilled in the art. The source/drain diffusion regions may also include extension implant regions, which are formed prior to source/drain implantation using a conventional extension implant. The extension implant may be followed by an activation anneal, or alternatively the dopants implanted during the extension implant and the source/drain implant can be activated using the same activation anneal cycle. Halo implants are also contemplated herein. It is noted that doping of the Si-containing gate conductors can occur during the aforementioned implantations. - The above description in reference to
FIGS. 8A-8C illustrates the formation of an FET structure that can include thechannel region 120 of the present invention. It is noted thatchannel region 120 may also be referred to herein as a region that includes channel array elements that have a uniform size, e.g., width, as well as spacing between each of the individual channel elements. Specifically, thechannel region 120 comprises an array of wires that are composed of semiconductor material that has been protected by block A after block B has been selectively removed from that at least one opening. - In accordance with the present invention, the channel array elements, i.e.,
individual channels 122, have uniform and regular spacing between each of the elements that is equal to or less than 100 nm and each channel element has a width that is equal to or less than 50 nm. More specifically, the channel array elements, i.e.,individual channels 122, have uniform and regular spacing between each of the elements from about 5 to about 50 nm and each channel element has a width from about 5 to about 40 nm. It is noted that each neighboringchannel 122 within the array is located within a distance that is equal to or less than twice the width of an individual channel of the array. The variation of the channel element width is less than 25 percent of the average width, and the variation of the regular spacing between channel elements in the array is less than 25 percent of the mean spacing between channel array elements. - The channel elements of the present invention, i.e., semiconductor wires, are characterized as having a length from about 1 nm to less than about 1 micron. The channel elements of the present invention have a width of about 1 nm to less than about 1 micron, preferably about 5 nm to about 30 nm. The channel elements of the present invention have an aspect ratio (i.e., height to width ratio) that is on the order of about 0.25:1 or greater, preferably, from about 0.25:1 to about 1000:1.
- The method of forming the
inventive channel region 120 will now be described in greater detail. Specifically, thechannel region 120 is formed by first forming at least one opening in thesemiconductor substrate 102. The at least one opening is used in the present invention in defining thechannel region 120 for the semiconductor device. The at least one opening is formed by conventional lithography and etching. The lithographic and etching steps used in forming the at least one opening may include the same processing as described above for making a trench isolation region. - Following the formation of the at least one opening, a block copolymer that is capable of undergoing self-assembly is employed. Block copolymers employed in the present invention consist of amphiphilic components which are attached by covalent bonding. Examples include, but are not limited to: linear diblock, triblock, and multiblock copolymers, star copolymers, and graft copolymers. In the present invention, diblock and triblock copolymers are typically used. Because of the incompatibility between the polymer molecules and connectivity constraints, block copolymers spontaneously self-assemble into microphase-separated nanometer size domains that exhibit ordered morphologies at equilibrium. In a given block copolymer system, the relative chain lengths of the blocks determine the resulting morphology. Commonly observed microdomain morphologies in bulk samples include periodic arrangements of lamellae, cylinders, and spheres. The sizes and periods of these microdomain structures are governed by the chain dimensions and are typically on the order of 10 nm. Sub-10 nm structures are also obtainable by choosing appropriate blocks with a high Flory-Huggins interaction parameter and decreasing the block lengths. Ordered structures can form in any block copolymer which has sufficient incompatibility between the blocks (determined by the degree of polymerization N, the Flory-Huggins interaction parameter, and the copolymer architecture and block lengths).
- The block copolymers employed in the present invention typically include at least one first component, e.g., block A, that is left unaffected or is cross-linked by exposure to radiation and at least one second component, e.g., block B, that has a response to radiation. For example, if a second component of the block copolymer becomes degraded upon exposure to radiation (i.e., undergoes chain scission), while a first component of the block copolymer is left unaffected or is cross-linked, then the second component can be removed by this method, leaving behind the first component, which maintains its original structure or pattern. Types of radiation, which can be used, include electromagnetic radiation (UV light/x-rays), electron beams, beams of nuclear particles, etc. For example, it is known that poly(methyl methacrylate) (PMMA) can be degraded effectively by exposure to an electron beam or ultraviolet light, while polystyrene PS is much more stable. Thus, a self-assembly process using diblock copolymers composed of polystyrene (PS) and poly(methyl methacrylate) (PMMA) can be used in the present invention.
- Other types of diblock copolymers that can be used in the present invention include, but are not limited to: polyethyleneoxide-polyisoprene, polyethyleneoxide-polybutadiene, polyethyleleoxide-polystyrene, polyetheleneoxide-polymethylmethacrylate, polystyrene-polyvinylpyridine, polystyrene-polyisoprene, polystyrene-polybutadiene, polybutadiene-polyvinylpyridine, and polyisoprene-polymethylmethacrylate. The morphology of the self-assembled diblock copolymer thin film may be adjusted by varying the relative molecular weight ration of the two polymer blocks composing the diblock copolymers. For ratios greater than about 80:20, the diblock copolymer assembles into a spherical phase. For ratios between about 60:40 and 80:20, the diblock copolymer assembles into a cylindrical phase. For ratios between about 50:50 and 60:40, the film takes on a lamellar phase.
- In addition to radiation, other methods may be used to effect changes in block B (i.e., to remove block B while minimally affecting block A). For example, block B may be removed by ozone treatment, reactive ion etching, wet chemical or ion beam etching.
- In one embodiment of the present invention, the block copolymer employed in the present invention has the formula A-B or A-B-A, where A is a polymer of a mono alkenyl arene and B is a polymer of acrylic or methacrylic acid or an ester thereof. It is again noted that block B of the block copolymer is a polymer that can be readily removed from the copolymer during a subsequent removal process.
- Mono alkenyl arenes within the contemplation of the present invention are vinyl aromatic monomers which include, for example, styrene, a-methylstyrene, p-methylstyrene, p-tert-butylstyrene, 1,3-dimenthylstyrene, vinyl toluene, vinyl napthalenes and mixtures thereof. Of these vinyl aromatic compounds, styrene is most preferred due to its easy availability and relatively low cost.
- Block A of the copolymer used in the present invention typically has a molecular weight from about 10 to about 100 kg/mol, with a molecular weight from about 20 to about 50 kg/mol being more typical. When a triblock copolymer is used, each end block A may have the same or different molecular weight. When the two end blocks A of the triblock copolymer have different molecular weights, the molecular weights of the two end segments are within the range provided above. When polystyrene is used as block A, the polystyrene typically has a molecular weight from about 10 to about 100 kg/mol, with a molecular weight from about 20 to about 50 kg/mol being more typical.
- In the specific embodiment mentioned above, block B of the block copolymer is acrylic acid, methacrylic acid or an ester thereof. Examples of such polymers include acrylic acid, methacrylic acid, methyl methacrylate, ethyl acrylic acid, ethyl methacrylate, n-butyl methacrylic, isobutyl methacrylate, isodecyl methacrylate, lauryl methacrylate, stearyl methacrylate, and the like. Preferably, block B of the block copolymer is methyl methacrylate.
- Block B of the block copolymer used in the present invention typically has a molecular weight from about 5 to about 50 kg/mol, with a molecular weight from about 10 to about 30 kg/mol being more typical. When poly(methyl methacrylate) (PPMA) is used as block B, the PMMA typically has a molecular weight from about 5 to about 50 kg/mol, with a molecular weight from about 10 to about 30 kg/mol being more typical.
- As indicated above, the block copolymer used in forming the
channel region 120 may comprise an asymmetric block copolymer or a symmetric block copolymer. For a typical block copolymer employed in the present invention, the amount of block A is from about 20 to about 80 and the remainder is the B block. The amounts are based on the total weight of the copolymer and thus they are in terms of the specific block's weight - In one embodiment, the block copolymer may comprise an asymmetric diblock copolymer that comprises about 60% or greater, preferably from about 60% to about 80%, of block A, and about 40% or less, preferably from about 20% to 40%, of B block. This embodiment provides a template for etching the device channel array in which each of the individual channel array elements is defined by the matrix of cylindrical phase diblock copolymer pattern. In another embodiment, the block copolymer may comprise a symmetric diblock copolymer that comprises from about 40% to about 60%, preferably 50%, of block A, and from about 40% to about 60%, preferably 50%, of block B. In this embodiment, the template for defining the device channel array is provided in which each of the individual channel array elements is defined by a lamellar (i.e., sheet-like) polymer domain. In yet another embodiment, another asymmetric diblock copolymer is used in which block A is present in an amount of less than about 40%, preferably from about 20% to about 40%, and block B is present in an amount of greater than about 60%, with an amount from about 60% to about 80% being more preferred. In this embodiment, the template for the device channel array is provided in which each of the individual array elements is defined by a cylindrical polymer domain. The amounts of each of the blocks are based on weight percent of the total copolymer.
- In a preferred embodiment, block A is comprised of polystyrene (PS) and block B is comprised of a poly(methyl methacrylate) (PMMA).
- The block copolymer is formed into the at least one opening utilizing a conventional deposition process such as, for example, spin-on coating, CVD, plasma-assisted CVD, evaporation, chemical solution deposition and other like techniques. It is noted that during the deposition of the block copolymer within the at least one opening, some of the block copolymer is formed atop the surface of the
semiconductor substrate 102. - Following the deposition of the block copolymer within the at least one opening, the block copolymer may be subjected to conventional drying steps in which residual solvent is removed from the deposited film. During the drying step, or in a subsequent heating step, the heating or drying temperature causes the individual polymers within the block copolymer to undergo a microphase separation. The microphase separation results in the formation of line/space patterns within the film.
- After the deposition and subsequent drying and/or heating, block B is selectively removed within the at least one opening to provide the pattern for forming the
inventive channel region 120. In one embodiment of the present invention, the selective removal of block B can be performed by exposing the deposited copolymer to radiation and then immersing the exposed block copolymer in a chemical solvent. Specifically, a UV exposure is performed by applying radiation having a wavelength from about 170 to about 400 mn, preferably from about 190 to about 300 nm, onto the deposited copolymer. The UV exposure may be performed at a substrate temperature from about 10° to about 100° C. The UV exposure may be performed using a continuous exposure or pulsed exposure. The UV exposure effects block B by, in this case, chain-scissioning the PMMA to make it soluble in a suitable solvent. At the same time, the UV exposure cross-links block A (polystyrene). It is noted that the UV exposure is optional and is not required. - The chemical solvent that can be used in selectively removing block B includes any solvent in which block B is soluble and in which block A is insoluble. For example, the chemical solvent used following the UV exposure step can include: acetic acid, isopropyl alcohol, or methyl iso-butyl ketone.
- In addition to UV exposure and immersing in a chemical solvent, the selective removal process of the block B from the matrix of the deposited polymer can be performed by exposing the deposited polymer to ozone. The ozone exposure is performed at a substrate temperature from about 10° to about 100° C. The ozone exposure includes the use of any ozone-containing source including, for example, air. [00751 Following the selective removal process, one or more etching steps such as reactive-ion etching, can be used to transfer the pattern provided by block A into the
underlying semiconductor substrate 102. During one of the later etching processing, the remaining block A of the block copolymer is removed from the structure. - The above discussion provides a broad description of the inventive self-assembly method that can be used in the present invention in forming the channel region. The following details three different methods for forming line/space array patterns using the diblock copolymer self-assembly process mention above. Each of these methods relies upon a different type of composition of diblock copolymer material to form the pattern. Note that the reference numerals in the remaining drawings have the same meaning as defined above, unless otherwise specified.
- Method 1 (Embodiment 1): This method utilizes an asymmetric A-B diblock copolymer in which block A is present as the majority component and block B is present in lesser amounts than block A. In these examples, the polymer block B is one which can be preferentially removed from the film, e.g., by exposure to UV radiation and immersion in a chemical solvent, or by exposure to ozone. When a polymer of this composition is applied to a surface containing a lithographically defined topography (
FIG. 9A ), a resulting line/space pattern forms in which half-cylinders of block B are embedded in a matrix of block A. The resulting pattern self aligns with the preexisting topography. Removal of block B leaves the lithographically-defined line subdivided into periods of the underlying block A matrix. This is illustrated inFIG. 9B . - Method 2 (Embodiment 2): This method utilizes an asymmetric A-B diblock copolymer in which block A is present as the minority component and block B is present in a greater amount. In these examples, the polymer block B is one which can be preferentially removed from the film, e.g., by exposure to UV radiation and immersion in a chemical solvent, or by exposure to ozone. When a polymer of this composition is applied to a surface containing a lithographically defined topography (
FIG. 10A ), a resulting line/space pattern forms in which half-cylinders of block A are embedded in a matrix of block B. The resulting pattern self aligns with the preexisting topography. Removal of block B leaves the lithographically-defined line subdivided into periods of the underlying block A matrix. This is illustrated inFIG. 10B . - Method 3 (Embodiment 3): Symmetric A-B diblock copolymer is used and is applied within an opening as discussed above. In this example, blocks A and B have substantially the same weight % in the total block copolymer and block B is a block which can be preferentially removed from the polymer film, e.g., by exposure to UV radiation and immersion in a chemical solvent, or by exposure to ozone. When a polymer of this composition is applied to a surface containing a lithographically defined topography (
FIG. 11A ), a resulting line/space pattern forms in which lines/spaces of block A are embedded in a matrix of block B. The resulting pattern self aligns with the preexisting topography. Removal of block B leaves the lithographically-defined line subdivided into periods of the underlying block A matrix. This is illustrated inFIG. 11 B . - After the array pattern is formed in the diblock copolymer material using any of the three above-described methods, it can be used to template the patterning of underlying materials. One method by which this templating could take place is described herein, although there are other examples. It is noted that although detail methods for forming an array of semiconducting wires is provided, the technique described above can similarly be used to form wire arrays of conducting materials (e.g., metals) or wire arrays of insulating materials.
- The process for forming arrays of silicon wires is shown schematically in
FIGS. 12A-12G . Theinitial semiconductor substrate 102, shown inFIG. 2A , is a semiconductor-on-insulator (SOI) substrate, in which a thintop semiconductor layer 108 is separated from thesemiconductor substrate 104 by a buriedinsulator 106. Conventional lithography and etching are used to create a topographic pattern in the top semiconductor layer 108 (see,FIG. 12B ). Diblock copolymer self-assembly subdivides this topographic pattern into smaller scale lines and spaces (FIGS. 12C and 12D ). In this example, the assembly method 1, described above is used. Reactive ion etching in oxygen removes polymer material from between the lines in the self-assembled pattern (see,FIG. 12E ). Reactive ion etching of silicon removes silicon from everywhere not protected by polymer, leaving only a line/space pattern remaining (e.g.,FIG. 12F ). A second reactive ion etch in oxygen removes any remaining polymer. (see,FIG. 12G ). - While the present invention has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the present invention. It is therefore intended that the present invention not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.
Claims (30)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/124,325 US20060249784A1 (en) | 2005-05-06 | 2005-05-06 | Field effect transistor device including an array of channel elements and methods for forming |
US11/873,316 US7977247B2 (en) | 2005-05-06 | 2007-10-16 | Field effect transistor device including an array of channel elements |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/124,325 US20060249784A1 (en) | 2005-05-06 | 2005-05-06 | Field effect transistor device including an array of channel elements and methods for forming |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/873,316 Division US7977247B2 (en) | 2005-05-06 | 2007-10-16 | Field effect transistor device including an array of channel elements |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060249784A1 true US20060249784A1 (en) | 2006-11-09 |
Family
ID=37393313
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/124,325 Abandoned US20060249784A1 (en) | 2005-05-06 | 2005-05-06 | Field effect transistor device including an array of channel elements and methods for forming |
US11/873,316 Expired - Fee Related US7977247B2 (en) | 2005-05-06 | 2007-10-16 | Field effect transistor device including an array of channel elements |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/873,316 Expired - Fee Related US7977247B2 (en) | 2005-05-06 | 2007-10-16 | Field effect transistor device including an array of channel elements |
Country Status (1)
Country | Link |
---|---|
US (2) | US20060249784A1 (en) |
Cited By (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070183035A1 (en) * | 2005-10-31 | 2007-08-09 | Koji Asakawa | Short-wavelength polarizing elements and the manufacture and use thereof |
US20070264830A1 (en) * | 2006-05-10 | 2007-11-15 | Lam Research Corporation | Pitch reduction |
US20080032506A1 (en) * | 2006-08-02 | 2008-02-07 | Hynix Semiconductor Inc. | Method of Forming a Mask Pattern |
US20080135987A1 (en) * | 2006-12-12 | 2008-06-12 | International Business Machines Corporation | Gate conductor structure |
US20080176767A1 (en) * | 2007-01-24 | 2008-07-24 | Micron Technology, Inc. | Two-dimensional arrays of holes with sub-lithographic diameters formed by block copolymer self-assembly |
US20080217292A1 (en) * | 2007-03-06 | 2008-09-11 | Micron Technology, Inc. | Registered structure formation via the application of directed thermal energy to diblock copolymer films |
US20080257187A1 (en) * | 2007-04-18 | 2008-10-23 | Micron Technology, Inc. | Methods of forming a stamp, methods of patterning a substrate, and a stamp and a patterning system for same |
US20080274413A1 (en) * | 2007-03-22 | 2008-11-06 | Micron Technology, Inc. | Sub-10 nm line features via rapid graphoepitaxial self-assembly of amphiphilic monolayers |
US20080286659A1 (en) * | 2007-04-20 | 2008-11-20 | Micron Technology, Inc. | Extensions of Self-Assembled Structures to Increased Dimensions via a "Bootstrap" Self-Templating Method |
US20080311347A1 (en) * | 2007-06-12 | 2008-12-18 | Millward Dan B | Alternating Self-Assembling Morphologies of Diblock Copolymers Controlled by Variations in Surfaces |
WO2008155208A1 (en) * | 2007-06-20 | 2008-12-24 | International Business Machines Corporation | Fin field effect transistor devices with self-aligned source and drain regions |
US20080315270A1 (en) * | 2007-06-21 | 2008-12-25 | Micron Technology, Inc. | Multilayer antireflection coatings, structures and devices including the same and methods of making the same |
US20080318005A1 (en) * | 2007-06-19 | 2008-12-25 | Millward Dan B | Crosslinkable Graft Polymer Non-Preferentially Wetted by Polystyrene and Polyethylene Oxide |
US20090047790A1 (en) * | 2007-08-16 | 2009-02-19 | Micron Technology, Inc. | Selective Wet Etching of Hafnium Aluminum Oxide Films |
US20090062470A1 (en) * | 2007-08-31 | 2009-03-05 | Micron Technology, Inc. | Zwitterionic block copolymers and methods |
US7521094B1 (en) | 2008-01-14 | 2009-04-21 | International Business Machines Corporation | Method of forming polymer features by directed self-assembly of block copolymers |
US7521090B1 (en) | 2008-01-12 | 2009-04-21 | International Business Machines Corporation | Method of use of epoxy-containing cycloaliphatic acrylic polymers as orientation control layers for block copolymer thin films |
US20090130854A1 (en) * | 2007-11-21 | 2009-05-21 | Macronix International Co., Ltd. | Patterning structure and method for semiconductor devices |
US20090181171A1 (en) * | 2008-01-11 | 2009-07-16 | International Business Machines Corporation | Method of Controlling Orientation of Domains in Block Copolymer Films |
EP2097927A1 (en) * | 2006-12-06 | 2009-09-09 | Yale University | Systems and methods for cmos-compatible silicon nano-wire sensors with biochemical and cellular interfaces |
US20090317540A1 (en) * | 2008-06-18 | 2009-12-24 | Gurtej Sandhu | Methods Of Forming A Non-Volatile Resistive Oxide Memory Array |
US20100044794A1 (en) * | 2006-11-13 | 2010-02-25 | International Business Machines Corporation | Asymmetric multi-gated transistor and method for forming |
US20100102415A1 (en) * | 2008-10-28 | 2010-04-29 | Micron Technology, Inc. | Methods for selective permeation of self-assembled block copolymers with metal oxides, methods for forming metal oxide structures, and semiconductor structures including same |
US7964107B2 (en) | 2007-02-08 | 2011-06-21 | Micron Technology, Inc. | Methods using block copolymer self-assembly for sub-lithographic patterning |
US8101261B2 (en) | 2008-02-13 | 2012-01-24 | Micron Technology, Inc. | One-dimensional arrays of block copolymer cylinders and applications thereof |
US8114301B2 (en) | 2008-05-02 | 2012-02-14 | Micron Technology, Inc. | Graphoepitaxial self-assembly of arrays of downward facing half-cylinders |
US8114300B2 (en) | 2008-04-21 | 2012-02-14 | Micron Technology, Inc. | Multi-layer method for formation of registered arrays of cylindrical pores in polymer films |
US20120048738A1 (en) * | 2010-08-31 | 2012-03-01 | Tokyo Ohka Kogyo Co., Ltd. | Substrate provided with metal nanostructure on surface thereof and method of producing the same |
US8426313B2 (en) | 2008-03-21 | 2013-04-23 | Micron Technology, Inc. | Thermal anneal of block copolymer films with top interface constrained to wet both blocks with equal preference |
US8425982B2 (en) | 2008-03-21 | 2013-04-23 | Micron Technology, Inc. | Methods of improving long range order in self-assembly of block copolymer films with ionic liquids |
US8450418B2 (en) | 2010-08-20 | 2013-05-28 | Micron Technology, Inc. | Methods of forming block copolymers, and block copolymer compositions |
CN103187245A (en) * | 2011-12-30 | 2013-07-03 | 中芯国际集成电路制造(上海)有限公司 | Method of photoetching of block copolymer through directed self-assembly |
US20130248488A1 (en) * | 2011-04-22 | 2013-09-26 | Iucf-Hyu (Industry-University Cooperation Foundation Hanyang University) | Novel diblock copolymer, preparation method thereof, and method of forming nano pattern using the same |
EP2669932A1 (en) * | 2012-05-30 | 2013-12-04 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for manufacturing a transistor comprising semiconductor nanoscale patterns using block copolymers |
US8685823B2 (en) | 2011-11-09 | 2014-04-01 | International Business Machines Corporation | Nanowire field effect transistor device |
US8716151B2 (en) * | 2011-10-28 | 2014-05-06 | Semiconductor Manufacturing International (Beijing) Corporation | Method of fabricating semiconductor devices |
US8900963B2 (en) | 2011-11-02 | 2014-12-02 | Micron Technology, Inc. | Methods of forming semiconductor device structures, and related structures |
US8999492B2 (en) | 2008-02-05 | 2015-04-07 | Micron Technology, Inc. | Method to produce nanometer-sized features with directed assembly of block copolymers |
JP2015130496A (en) * | 2013-12-31 | 2015-07-16 | ローム アンド ハース エレクトロニック マテリアルズ エルエルシーRohm and Haas Electronic Materials LLC | Design of copolymer, manufacturing method thereof and article including the same |
US9087699B2 (en) | 2012-10-05 | 2015-07-21 | Micron Technology, Inc. | Methods of forming an array of openings in a substrate, and related methods of forming a semiconductor device structure |
US9177795B2 (en) | 2013-09-27 | 2015-11-03 | Micron Technology, Inc. | Methods of forming nanostructures including metal oxides |
KR20150130240A (en) * | 2014-05-13 | 2015-11-23 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Cmp-friendly coatings for planar recessing or removing of variable-height layers |
US9229328B2 (en) | 2013-05-02 | 2016-01-05 | Micron Technology, Inc. | Methods of forming semiconductor device structures, and related semiconductor device structures |
US9394411B2 (en) | 2013-12-31 | 2016-07-19 | Dow Global Technologies Llc | Methods for annealing block copolymers and articles manufactured therefrom |
US9553088B1 (en) * | 2015-09-24 | 2017-01-24 | International Business Machines Corporation | Forming semiconductor device with close ground rules |
US9738814B2 (en) | 2013-12-31 | 2017-08-22 | Dow Global Technologies Llc | Method of controlling block copolymer characteristics and articles manufactured therefrom |
US9748109B2 (en) | 2014-03-13 | 2017-08-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | CMP-friendly coatings for planar recessing or removing of variable-height layers |
US9882005B2 (en) * | 2015-06-22 | 2018-01-30 | International Business Machines Corporation | Fully depleted silicon-on-insulator device formation |
US20210367032A1 (en) * | 2020-05-19 | 2021-11-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Source/drain isolation structures for leakage prevention |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3940546B2 (en) | 1999-06-07 | 2007-07-04 | 株式会社東芝 | Pattern forming method and pattern forming material |
DE102006011239B3 (en) * | 2006-03-10 | 2007-10-11 | Infineon Technologies Ag | Sensor circuit for measuring a measured variable |
US9188594B2 (en) * | 2006-12-06 | 2015-11-17 | Yale University | Nanoelectronic-enzyme linked immunosorbent assay system and method |
KR101602942B1 (en) * | 2009-10-07 | 2016-03-15 | 삼성전자주식회사 | Method of forming pattern |
US8420455B2 (en) | 2010-05-12 | 2013-04-16 | International Business Machines Corporation | Generation of multiple diameter nanowire field effect transistors |
US8519479B2 (en) * | 2010-05-12 | 2013-08-27 | International Business Machines Corporation | Generation of multiple diameter nanowire field effect transistors |
US8445337B2 (en) | 2010-05-12 | 2013-05-21 | International Business Machines Corporation | Generation of multiple diameter nanowire field effect transistors |
US8915879B2 (en) | 2010-09-24 | 2014-12-23 | Perqflo, Llc | Infusion pumps |
US8580624B2 (en) | 2011-11-01 | 2013-11-12 | International Business Machines Corporation | Nanowire FET and finFET hybrid technology |
US9127113B2 (en) * | 2012-05-16 | 2015-09-08 | Rohm And Haas Electronic Materials Llc | Polystyrene-polyacrylate block copolymers, methods of manufacture thereof and articles comprising the same |
US9316612B2 (en) | 2013-01-04 | 2016-04-19 | Yale University | Regenerative nanosensor devices |
US10202479B2 (en) | 2013-06-07 | 2019-02-12 | Regents Of The University Of Minnesota | Poly(cyclohexylethylene)-polyacrylate block copolymers, methods of manufacture thereof and articles comprising the same |
EP3258989B1 (en) | 2015-02-18 | 2020-01-01 | Medtronic Minimed, Inc. | Ambulatory infusion pump with static and dynamic seals |
US9659824B2 (en) | 2015-04-28 | 2017-05-23 | International Business Machines Corporation | Graphoepitaxy directed self-assembly process for semiconductor fin formation |
US9563122B2 (en) | 2015-04-28 | 2017-02-07 | International Business Machines Corporation | Method to harden photoresist for directed self-assembly processes |
US9514263B1 (en) | 2015-06-08 | 2016-12-06 | International Business Machines Corporation | Chemo epitaxy mask generation |
CN108883230B (en) | 2016-02-12 | 2022-10-04 | 美敦力米尼梅德有限公司 | Portable infusion pump and assembly for use therewith |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5948470A (en) * | 1997-04-28 | 1999-09-07 | Harrison; Christopher | Method of nanoscale patterning and products made thereby |
US6413802B1 (en) * | 2000-10-23 | 2002-07-02 | The Regents Of The University Of California | Finfet transistor structures having a double gate channel extending vertically from a substrate and methods of manufacture |
US20030006410A1 (en) * | 2000-03-01 | 2003-01-09 | Brian Doyle | Quantum wire gate device and method of making same |
US20040195646A1 (en) * | 2003-04-04 | 2004-10-07 | Yee-Chia Yeo | Silicon-on-insulator chip with multiple crystal orientations |
US6872647B1 (en) * | 2003-05-06 | 2005-03-29 | Advanced Micro Devices, Inc. | Method for forming multiple fins in a semiconductor device |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100365411B1 (en) * | 2000-06-30 | 2002-12-18 | 주식회사 하이닉스반도체 | Method for making an soi metal oxide fet |
US7625694B2 (en) * | 2004-05-06 | 2009-12-01 | Micron Technology, Inc. | Selective provision of a diblock copolymer material |
-
2005
- 2005-05-06 US US11/124,325 patent/US20060249784A1/en not_active Abandoned
-
2007
- 2007-10-16 US US11/873,316 patent/US7977247B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5948470A (en) * | 1997-04-28 | 1999-09-07 | Harrison; Christopher | Method of nanoscale patterning and products made thereby |
US20030006410A1 (en) * | 2000-03-01 | 2003-01-09 | Brian Doyle | Quantum wire gate device and method of making same |
US6413802B1 (en) * | 2000-10-23 | 2002-07-02 | The Regents Of The University Of California | Finfet transistor structures having a double gate channel extending vertically from a substrate and methods of manufacture |
US20040195646A1 (en) * | 2003-04-04 | 2004-10-07 | Yee-Chia Yeo | Silicon-on-insulator chip with multiple crystal orientations |
US6872647B1 (en) * | 2003-05-06 | 2005-03-29 | Advanced Micro Devices, Inc. | Method for forming multiple fins in a semiconductor device |
Cited By (131)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070183035A1 (en) * | 2005-10-31 | 2007-08-09 | Koji Asakawa | Short-wavelength polarizing elements and the manufacture and use thereof |
US20070264830A1 (en) * | 2006-05-10 | 2007-11-15 | Lam Research Corporation | Pitch reduction |
US7429533B2 (en) * | 2006-05-10 | 2008-09-30 | Lam Research Corporation | Pitch reduction |
US20080032506A1 (en) * | 2006-08-02 | 2008-02-07 | Hynix Semiconductor Inc. | Method of Forming a Mask Pattern |
US7655573B2 (en) * | 2006-08-02 | 2010-02-02 | Hynix Semiconductor Inc. | Method of forming a mask pattern |
US20100044794A1 (en) * | 2006-11-13 | 2010-02-25 | International Business Machines Corporation | Asymmetric multi-gated transistor and method for forming |
US8679906B2 (en) * | 2006-11-13 | 2014-03-25 | International Business Machines Corporation | Asymmetric multi-gated transistor and method for forming |
EP2097927A1 (en) * | 2006-12-06 | 2009-09-09 | Yale University | Systems and methods for cmos-compatible silicon nano-wire sensors with biochemical and cellular interfaces |
EP2097927A4 (en) * | 2006-12-06 | 2014-11-05 | Univ Yale | Systems and methods for cmos-compatible silicon nano-wire sensors with biochemical and cellular interfaces |
US20080135987A1 (en) * | 2006-12-12 | 2008-06-12 | International Business Machines Corporation | Gate conductor structure |
US7943452B2 (en) | 2006-12-12 | 2011-05-17 | International Business Machines Corporation | Gate conductor structure |
US8809915B2 (en) | 2006-12-12 | 2014-08-19 | International Business Machines Corporation | Gate conductor with a diffusion barrier |
US8476674B2 (en) | 2006-12-12 | 2013-07-02 | International Business Machines Corporation | Gate conductor with a diffusion barrier |
US8512846B2 (en) | 2007-01-24 | 2013-08-20 | Micron Technology, Inc. | Two-dimensional arrays of holes with sub-lithographic diameters formed by block copolymer self-assembly |
US8394483B2 (en) | 2007-01-24 | 2013-03-12 | Micron Technology, Inc. | Two-dimensional arrays of holes with sub-lithographic diameters formed by block copolymer self-assembly |
US20080176767A1 (en) * | 2007-01-24 | 2008-07-24 | Micron Technology, Inc. | Two-dimensional arrays of holes with sub-lithographic diameters formed by block copolymer self-assembly |
US7964107B2 (en) | 2007-02-08 | 2011-06-21 | Micron Technology, Inc. | Methods using block copolymer self-assembly for sub-lithographic patterning |
US8974678B2 (en) | 2007-02-08 | 2015-03-10 | Micron Technology, Inc. | Methods using block co-polymer self-assembly for sub-lithographic patterning |
US8562844B2 (en) | 2007-02-08 | 2013-10-22 | Micron Technology, Inc. | Methods using block co-polymer self-assembly for sub-lithographic patterning |
US8409449B2 (en) | 2007-03-06 | 2013-04-02 | Micron Technology, Inc. | Registered structure formation via the application of directed thermal energy to diblock copolymer films |
US8083953B2 (en) | 2007-03-06 | 2011-12-27 | Micron Technology, Inc. | Registered structure formation via the application of directed thermal energy to diblock copolymer films |
US8753738B2 (en) | 2007-03-06 | 2014-06-17 | Micron Technology, Inc. | Registered structure formation via the application of directed thermal energy to diblock copolymer films |
US20080217292A1 (en) * | 2007-03-06 | 2008-09-11 | Micron Technology, Inc. | Registered structure formation via the application of directed thermal energy to diblock copolymer films |
US8557128B2 (en) | 2007-03-22 | 2013-10-15 | Micron Technology, Inc. | Sub-10 nm line features via rapid graphoepitaxial self-assembly of amphiphilic monolayers |
US8801894B2 (en) | 2007-03-22 | 2014-08-12 | Micron Technology, Inc. | Sub-10 NM line features via rapid graphoepitaxial self-assembly of amphiphilic monolayers |
US20080274413A1 (en) * | 2007-03-22 | 2008-11-06 | Micron Technology, Inc. | Sub-10 nm line features via rapid graphoepitaxial self-assembly of amphiphilic monolayers |
US8784974B2 (en) | 2007-03-22 | 2014-07-22 | Micron Technology, Inc. | Sub-10 NM line features via rapid graphoepitaxial self-assembly of amphiphilic monolayers |
US8956713B2 (en) | 2007-04-18 | 2015-02-17 | Micron Technology, Inc. | Methods of forming a stamp and a stamp |
US9276059B2 (en) | 2007-04-18 | 2016-03-01 | Micron Technology, Inc. | Semiconductor device structures including metal oxide structures |
US9768021B2 (en) | 2007-04-18 | 2017-09-19 | Micron Technology, Inc. | Methods of forming semiconductor device structures including metal oxide structures |
US7959975B2 (en) | 2007-04-18 | 2011-06-14 | Micron Technology, Inc. | Methods of patterning a substrate |
US20080257187A1 (en) * | 2007-04-18 | 2008-10-23 | Micron Technology, Inc. | Methods of forming a stamp, methods of patterning a substrate, and a stamp and a patterning system for same |
US20080286659A1 (en) * | 2007-04-20 | 2008-11-20 | Micron Technology, Inc. | Extensions of Self-Assembled Structures to Increased Dimensions via a "Bootstrap" Self-Templating Method |
US9142420B2 (en) | 2007-04-20 | 2015-09-22 | Micron Technology, Inc. | Extensions of self-assembled structures to increased dimensions via a “bootstrap” self-templating method |
US8372295B2 (en) | 2007-04-20 | 2013-02-12 | Micron Technology, Inc. | Extensions of self-assembled structures to increased dimensions via a “bootstrap” self-templating method |
US9257256B2 (en) | 2007-06-12 | 2016-02-09 | Micron Technology, Inc. | Templates including self-assembled block copolymer films |
US8404124B2 (en) | 2007-06-12 | 2013-03-26 | Micron Technology, Inc. | Alternating self-assembling morphologies of diblock copolymers controlled by variations in surfaces |
US20080311347A1 (en) * | 2007-06-12 | 2008-12-18 | Millward Dan B | Alternating Self-Assembling Morphologies of Diblock Copolymers Controlled by Variations in Surfaces |
US8609221B2 (en) | 2007-06-12 | 2013-12-17 | Micron Technology, Inc. | Alternating self-assembling morphologies of diblock copolymers controlled by variations in surfaces |
US8080615B2 (en) | 2007-06-19 | 2011-12-20 | Micron Technology, Inc. | Crosslinkable graft polymer non-preferentially wetted by polystyrene and polyethylene oxide |
US8445592B2 (en) | 2007-06-19 | 2013-05-21 | Micron Technology, Inc. | Crosslinkable graft polymer non-preferentially wetted by polystyrene and polyethylene oxide |
US20080318005A1 (en) * | 2007-06-19 | 2008-12-25 | Millward Dan B | Crosslinkable Graft Polymer Non-Preferentially Wetted by Polystyrene and Polyethylene Oxide |
US8513359B2 (en) | 2007-06-19 | 2013-08-20 | Micron Technology, Inc. | Crosslinkable graft polymer non preferentially wetted by polystyrene and polyethylene oxide |
US8785559B2 (en) | 2007-06-19 | 2014-07-22 | Micron Technology, Inc. | Crosslinkable graft polymer non-preferentially wetted by polystyrene and polyethylene oxide |
US20090302372A1 (en) * | 2007-06-20 | 2009-12-10 | International Business Machines Corporation | Fin Field Effect Transistor Devices with Self-Aligned Source and Drain Regions |
US8890261B2 (en) | 2007-06-20 | 2014-11-18 | International Business Machines Corporation | Fin field effect transistor devices with self-aligned source and drain regions |
US8592280B2 (en) * | 2007-06-20 | 2013-11-26 | International Business Machines Corporation | Fin field effect transistor devices with self-aligned source and drain regions |
US7923337B2 (en) | 2007-06-20 | 2011-04-12 | International Business Machines Corporation | Fin field effect transistor devices with self-aligned source and drain regions |
WO2008155208A1 (en) * | 2007-06-20 | 2008-12-24 | International Business Machines Corporation | Fin field effect transistor devices with self-aligned source and drain regions |
US8551808B2 (en) | 2007-06-21 | 2013-10-08 | Micron Technology, Inc. | Methods of patterning a substrate including multilayer antireflection coatings |
US8294139B2 (en) | 2007-06-21 | 2012-10-23 | Micron Technology, Inc. | Multilayer antireflection coatings, structures and devices including the same and methods of making the same |
US20080315270A1 (en) * | 2007-06-21 | 2008-12-25 | Micron Technology, Inc. | Multilayer antireflection coatings, structures and devices including the same and methods of making the same |
US20090047790A1 (en) * | 2007-08-16 | 2009-02-19 | Micron Technology, Inc. | Selective Wet Etching of Hafnium Aluminum Oxide Films |
US8618000B2 (en) | 2007-08-16 | 2013-12-31 | Micron Technology, Inc. | Selective wet etching of hafnium aluminum oxide films |
US8283258B2 (en) | 2007-08-16 | 2012-10-09 | Micron Technology, Inc. | Selective wet etching of hafnium aluminum oxide films |
US20100204402A1 (en) * | 2007-08-31 | 2010-08-12 | Micron Technology, Inc. | Zwitterionic Block Copolymers And Methods |
US8022147B2 (en) | 2007-08-31 | 2011-09-20 | Micron Technology, Inc. | Zwitterionic block copolymers and methods |
US20090062470A1 (en) * | 2007-08-31 | 2009-03-05 | Micron Technology, Inc. | Zwitterionic block copolymers and methods |
US8236899B2 (en) | 2007-08-31 | 2012-08-07 | Micron Technology, Inc. | Zwitterionic block copolymers and methods |
US7732533B2 (en) | 2007-08-31 | 2010-06-08 | Micron Technology, Inc. | Zwitterionic block copolymers and methods |
US7910660B2 (en) | 2007-08-31 | 2011-03-22 | Micron Technology, Inc. | Zwitterionic block copolymers and methods |
US20110144275A1 (en) * | 2007-08-31 | 2011-06-16 | Micron Technology, Inc. | Zwitterionic Block Copolymers and Methods |
US20090130854A1 (en) * | 2007-11-21 | 2009-05-21 | Macronix International Co., Ltd. | Patterning structure and method for semiconductor devices |
US9181426B2 (en) | 2008-01-11 | 2015-11-10 | Globalfoundries Inc. | Method of controlling orientation of domains in block copolymer films |
US20090181171A1 (en) * | 2008-01-11 | 2009-07-16 | International Business Machines Corporation | Method of Controlling Orientation of Domains in Block Copolymer Films |
US20090182093A1 (en) * | 2008-01-11 | 2009-07-16 | International Business Machines Corporation | Method of Controlling Orientation of Domains in Block Copolymer Films |
US8491965B2 (en) | 2008-01-11 | 2013-07-23 | International Business Machines Corporation | Method of controlling orientation of domains in block copolymer films |
US7763319B2 (en) | 2008-01-11 | 2010-07-27 | International Business Machines Corporation | Method of controlling orientation of domains in block copolymer films |
US20090179001A1 (en) * | 2008-01-12 | 2009-07-16 | International Business Machines Corporation | Method of use of epoxy-containing cycloaliphatic acrylic polymers as orientation control layers for block copolymer thin films |
US7989026B2 (en) | 2008-01-12 | 2011-08-02 | International Business Machines Corporation | Method of use of epoxy-containing cycloaliphatic acrylic polymers as orientation control layers for block copolymer thin films |
US7521090B1 (en) | 2008-01-12 | 2009-04-21 | International Business Machines Corporation | Method of use of epoxy-containing cycloaliphatic acrylic polymers as orientation control layers for block copolymer thin films |
US8226838B2 (en) | 2008-01-14 | 2012-07-24 | International Business Machines Corporation | Method of forming polymer features by directed self-assembly of block copolymers |
US20090179002A1 (en) * | 2008-01-14 | 2009-07-16 | International Business Machines Corporation | Method of forming polymer features by directed self-assembly of block copolymers |
US7521094B1 (en) | 2008-01-14 | 2009-04-21 | International Business Machines Corporation | Method of forming polymer features by directed self-assembly of block copolymers |
US10005308B2 (en) | 2008-02-05 | 2018-06-26 | Micron Technology, Inc. | Stamps and methods of forming a pattern on a substrate |
US11560009B2 (en) | 2008-02-05 | 2023-01-24 | Micron Technology, Inc. | Stamps including a self-assembled block copolymer material, and related methods |
US8999492B2 (en) | 2008-02-05 | 2015-04-07 | Micron Technology, Inc. | Method to produce nanometer-sized features with directed assembly of block copolymers |
US10828924B2 (en) | 2008-02-05 | 2020-11-10 | Micron Technology, Inc. | Methods of forming a self-assembled block copolymer material |
US8101261B2 (en) | 2008-02-13 | 2012-01-24 | Micron Technology, Inc. | One-dimensional arrays of block copolymer cylinders and applications thereof |
US8642157B2 (en) | 2008-02-13 | 2014-02-04 | Micron Technology, Inc. | One-dimensional arrays of block copolymer cylinders and applications thereof |
US9315609B2 (en) | 2008-03-21 | 2016-04-19 | Micron Technology, Inc. | Thermal anneal of block copolymer films with top interface constrained to wet both blocks with equal preference |
US8425982B2 (en) | 2008-03-21 | 2013-04-23 | Micron Technology, Inc. | Methods of improving long range order in self-assembly of block copolymer films with ionic liquids |
US10153200B2 (en) | 2008-03-21 | 2018-12-11 | Micron Technology, Inc. | Methods of forming a nanostructured polymer material including block copolymer materials |
US8641914B2 (en) | 2008-03-21 | 2014-02-04 | Micron Technology, Inc. | Methods of improving long range order in self-assembly of block copolymer films with ionic liquids |
US11282741B2 (en) | 2008-03-21 | 2022-03-22 | Micron Technology, Inc. | Methods of forming a semiconductor device using block copolymer materials |
US8633112B2 (en) | 2008-03-21 | 2014-01-21 | Micron Technology, Inc. | Thermal anneal of block copolymer films with top interface constrained to wet both blocks with equal preference |
US8426313B2 (en) | 2008-03-21 | 2013-04-23 | Micron Technology, Inc. | Thermal anneal of block copolymer films with top interface constrained to wet both blocks with equal preference |
US9682857B2 (en) | 2008-03-21 | 2017-06-20 | Micron Technology, Inc. | Methods of improving long range order in self-assembly of block copolymer films with ionic liquids and materials produced therefrom |
US8455082B2 (en) | 2008-04-21 | 2013-06-04 | Micron Technology, Inc. | Polymer materials for formation of registered arrays of cylindrical pores |
US8114300B2 (en) | 2008-04-21 | 2012-02-14 | Micron Technology, Inc. | Multi-layer method for formation of registered arrays of cylindrical pores in polymer films |
US8993088B2 (en) | 2008-05-02 | 2015-03-31 | Micron Technology, Inc. | Polymeric materials in self-assembled arrays and semiconductor structures comprising polymeric materials |
US8114301B2 (en) | 2008-05-02 | 2012-02-14 | Micron Technology, Inc. | Graphoepitaxial self-assembly of arrays of downward facing half-cylinders |
US8518275B2 (en) | 2008-05-02 | 2013-08-27 | Micron Technology, Inc. | Graphoepitaxial self-assembly of arrays of downward facing half-cylinders |
US20090317540A1 (en) * | 2008-06-18 | 2009-12-24 | Gurtej Sandhu | Methods Of Forming A Non-Volatile Resistive Oxide Memory Array |
US8114468B2 (en) | 2008-06-18 | 2012-02-14 | Boise Technology, Inc. | Methods of forming a non-volatile resistive oxide memory array |
US8637113B2 (en) | 2008-06-18 | 2014-01-28 | Micron Technology, Inc. | Methods of forming a non-volatile resistive oxide memory array |
US20100102415A1 (en) * | 2008-10-28 | 2010-04-29 | Micron Technology, Inc. | Methods for selective permeation of self-assembled block copolymers with metal oxides, methods for forming metal oxide structures, and semiconductor structures including same |
US8097175B2 (en) | 2008-10-28 | 2012-01-17 | Micron Technology, Inc. | Method for selectively permeating a self-assembled block copolymer, method for forming metal oxide structures, method for forming a metal oxide pattern, and method for patterning a semiconductor structure |
US8669645B2 (en) | 2008-10-28 | 2014-03-11 | Micron Technology, Inc. | Semiconductor structures including polymer material permeated with metal oxide |
US8450418B2 (en) | 2010-08-20 | 2013-05-28 | Micron Technology, Inc. | Methods of forming block copolymers, and block copolymer compositions |
US20120048738A1 (en) * | 2010-08-31 | 2012-03-01 | Tokyo Ohka Kogyo Co., Ltd. | Substrate provided with metal nanostructure on surface thereof and method of producing the same |
US9051648B2 (en) * | 2010-08-31 | 2015-06-09 | Riken | Substrate provided with metal nanostructure on surface thereof and method of producing the same |
US9493588B2 (en) * | 2011-04-22 | 2016-11-15 | Lg Chem, Ltd. | Diblock copolymer, preparation method thereof, and method of forming nano pattern using the same |
US20130248488A1 (en) * | 2011-04-22 | 2013-09-26 | Iucf-Hyu (Industry-University Cooperation Foundation Hanyang University) | Novel diblock copolymer, preparation method thereof, and method of forming nano pattern using the same |
US8716151B2 (en) * | 2011-10-28 | 2014-05-06 | Semiconductor Manufacturing International (Beijing) Corporation | Method of fabricating semiconductor devices |
US8900963B2 (en) | 2011-11-02 | 2014-12-02 | Micron Technology, Inc. | Methods of forming semiconductor device structures, and related structures |
US9431605B2 (en) | 2011-11-02 | 2016-08-30 | Micron Technology, Inc. | Methods of forming semiconductor device structures |
US8685823B2 (en) | 2011-11-09 | 2014-04-01 | International Business Machines Corporation | Nanowire field effect transistor device |
US8921825B2 (en) | 2011-11-09 | 2014-12-30 | International Business Machines Corporation | Nanowire field effect transistor device |
CN103187245A (en) * | 2011-12-30 | 2013-07-03 | 中芯国际集成电路制造(上海)有限公司 | Method of photoetching of block copolymer through directed self-assembly |
US9147750B2 (en) | 2012-05-30 | 2015-09-29 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Process for fabricating a transistor comprising nanoscale semiconductor features using block copolymers |
EP2669932A1 (en) * | 2012-05-30 | 2013-12-04 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for manufacturing a transistor comprising semiconductor nanoscale patterns using block copolymers |
US9087699B2 (en) | 2012-10-05 | 2015-07-21 | Micron Technology, Inc. | Methods of forming an array of openings in a substrate, and related methods of forming a semiconductor device structure |
US9229328B2 (en) | 2013-05-02 | 2016-01-05 | Micron Technology, Inc. | Methods of forming semiconductor device structures, and related semiconductor device structures |
US10049874B2 (en) | 2013-09-27 | 2018-08-14 | Micron Technology, Inc. | Self-assembled nanostructures including metal oxides and semiconductor structures comprised thereof |
US11532477B2 (en) | 2013-09-27 | 2022-12-20 | Micron Technology, Inc. | Self-assembled nanostructures including metal oxides and semiconductor structures comprised thereof |
US9177795B2 (en) | 2013-09-27 | 2015-11-03 | Micron Technology, Inc. | Methods of forming nanostructures including metal oxides |
US9738814B2 (en) | 2013-12-31 | 2017-08-22 | Dow Global Technologies Llc | Method of controlling block copolymer characteristics and articles manufactured therefrom |
US9828518B2 (en) | 2013-12-31 | 2017-11-28 | Dow Global Technologies Llc | Copolymer formulations, methods of manufacture thereof and articles comprising the same |
JP2015130496A (en) * | 2013-12-31 | 2015-07-16 | ローム アンド ハース エレクトロニック マテリアルズ エルエルシーRohm and Haas Electronic Materials LLC | Design of copolymer, manufacturing method thereof and article including the same |
US9394411B2 (en) | 2013-12-31 | 2016-07-19 | Dow Global Technologies Llc | Methods for annealing block copolymers and articles manufactured therefrom |
US11011385B2 (en) | 2014-03-13 | 2021-05-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | CMP-friendly coatings for planar recessing or removing of variable-height layers |
US9748109B2 (en) | 2014-03-13 | 2017-08-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | CMP-friendly coatings for planar recessing or removing of variable-height layers |
KR101719901B1 (en) | 2014-05-13 | 2017-03-24 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Cmp-friendly coatings for planar recessing or removing of variable-height layers |
KR20150130240A (en) * | 2014-05-13 | 2015-11-23 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Cmp-friendly coatings for planar recessing or removing of variable-height layers |
US20180040697A1 (en) * | 2015-06-22 | 2018-02-08 | International Business Machines Corporation | Fully depleted silicon-on-insulator device formation |
US10243046B2 (en) * | 2015-06-22 | 2019-03-26 | International Business Machines Corporation | Fully depleted silicon-on-insulator device formation |
US9882005B2 (en) * | 2015-06-22 | 2018-01-30 | International Business Machines Corporation | Fully depleted silicon-on-insulator device formation |
US9553088B1 (en) * | 2015-09-24 | 2017-01-24 | International Business Machines Corporation | Forming semiconductor device with close ground rules |
US20210367032A1 (en) * | 2020-05-19 | 2021-11-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Source/drain isolation structures for leakage prevention |
US11532702B2 (en) * | 2020-05-19 | 2022-12-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Source/drain isolation structures for leakage prevention |
Also Published As
Publication number | Publication date |
---|---|
US20080213956A1 (en) | 2008-09-04 |
US7977247B2 (en) | 2011-07-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7977247B2 (en) | Field effect transistor device including an array of channel elements | |
US10749038B2 (en) | Width adjustment of stacked nanowires | |
US10566248B1 (en) | Work function metal patterning for N-P spaces between active nanostructures using unitary isolation pillar | |
US7786527B2 (en) | Sub-lithographic gate length transistor using self-assembling polymers | |
US7625790B2 (en) | FinFET with sublithographic fin width | |
TWI493630B (en) | Method and structure for forming finfets with various doping on the same chip | |
US6921700B2 (en) | Method of forming a transistor having multiple channels | |
US6642090B1 (en) | Fin FET devices from bulk semiconductor and method for forming | |
US7309626B2 (en) | Quasi self-aligned source/drain FinFET process | |
US8525235B2 (en) | Multiplying pattern density by single sidewall imaging transfer | |
US7842616B2 (en) | Methods for fabricating semiconductor structures | |
US6849487B2 (en) | Method for forming an electronic structure using etch | |
US20060177977A1 (en) | Method for patterning fins and gates in a FinFET device using trimmed hard-mask capped with imaging layer | |
US20200219874A1 (en) | Fin Cut to Prevent Replacement Gate Collapse on STI | |
US20080173942A1 (en) | STRUCTURE AND METHOD OF MANUFACTURING A STRAINED FinFET WITH STRESSED SILICIDE | |
JP2012517693A (en) | Method for forming semiconductor device and etching mask | |
US8809915B2 (en) | Gate conductor with a diffusion barrier | |
US9659824B2 (en) | Graphoepitaxy directed self-assembly process for semiconductor fin formation | |
US11043376B2 (en) | Semiconductor device and method | |
US20180082837A1 (en) | Method to increase strain in a semiconductor region for forming a channel of the transistor | |
KR20100074159A (en) | Self-assembled sidewall spacer | |
WO2008091343A1 (en) | Methods for fabricating semiconductor structures |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BLACK, CHARLES T.;RUIZ, RICARDO;REEL/FRAME:017177/0092 Effective date: 20050505 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |