US20060245222A1 - Inverter bridge short-circuit protection scheme - Google Patents

Inverter bridge short-circuit protection scheme Download PDF

Info

Publication number
US20060245222A1
US20060245222A1 US10/558,951 US55895105A US2006245222A1 US 20060245222 A1 US20060245222 A1 US 20060245222A1 US 55895105 A US55895105 A US 55895105A US 2006245222 A1 US2006245222 A1 US 2006245222A1
Authority
US
United States
Prior art keywords
switch
bus voltage
switches
state
control signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/558,951
Other versions
US7339803B2 (en
Inventor
Geraldo Nojima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Eaton Intelligent Power Ltd
Original Assignee
SMC Electrical Products Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SMC Electrical Products Inc filed Critical SMC Electrical Products Inc
Assigned to SMC ELECTRICAL PRODUCTS, INC. reassignment SMC ELECTRICAL PRODUCTS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NOJIMA, GERALDO
Assigned to SMC ELECTRICAL PRODUCTS, INC. reassignment SMC ELECTRICAL PRODUCTS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NOJIMA, GERALDO
Publication of US20060245222A1 publication Critical patent/US20060245222A1/en
Assigned to EATON CORPORATION reassignment EATON CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SMC ELECTRICAL COMPANY, INC.
Application granted granted Critical
Publication of US7339803B2 publication Critical patent/US7339803B2/en
Assigned to EATON INTELLIGENT POWER LIMITED reassignment EATON INTELLIGENT POWER LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: EATON CORPORATION
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/32Means for protecting converters other than automatic disconnection
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/38Means for preventing simultaneous conduction of switches
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483Converters with outputs that each can have more than two voltages levels
    • H02M7/487Neutral point clamped inverters
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
    • H02M7/5387Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
    • H02M7/53871Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration with automatic control of output voltage or current

Definitions

  • IGBTs Insulated Gate Bipolar Transistors
  • Inverter bridges provide controlled energy used to drive inductive loads.
  • a plurality of switches within the inverter bridge are sequentially switched to vary the inverter bridge's output voltage.
  • output is a three-phase alternating current voltage.
  • a first category is a Type I fault.
  • a Type I fault is the result of a fault inside the drive (for example, an IGBT failure or an output fault with low inductance).
  • di/dt the increase in current (di/dt) through the IGBT is high, such that the IGBT is forced to desaturate.
  • Type I faults When a Type I fault is detected, the switches of the inverter bridge are sequentially commanded to an off-state. Because the switches are not saturated, the current decays slowly, causing no appreciable voltage spikes. Therefore, Type I faults for two-level inverter bridges are fairly easy to manage, and numerous methods are known in the art. However, in three-or-more (multiple) level inverter bridges, which have more than two IGBT switches involved in the fault current path, the desaturation sequence of IGBT switches becomes unpredictable, which may cause IGBT destruction.
  • a second category is a Type II fault, which is typically a fault external to an inverter bridge, such as a cable short-circuit or motor fault.
  • the impedance in the circuit undergoing fault is typically high, resulting in the current through the IGBT rising slowly. The result is that the IGBT saturates under the Type II fault condition.
  • a Type II fault may occur while a particular IGBT is already in saturation.
  • the IGBT can be quickly turned off, when the IGBT is commanded to an off-state while in saturation.
  • switching while in saturation results in a voltage spike that may destroy the transistor.
  • the voltage spike is due to a counter-electromotive force produced by the negative current di/dt times a leakage inductance of the circuit.
  • the currents rise to levels several times higher than the rated nominal current of the IGBT.
  • a Type II short-circuit fault is the worst case for an inverter bridge, particularly in a multi-level inverter bridge, because it allows the IGBT to saturate during a fault condition.
  • Type II faults involve a short-circuit path inductance which causes a limited di/dt current increase, which will allow the current to rise well above the maximum rated current of the IGBT, but will not allow the IGBT to enter desaturation.
  • Adding additional circuitry to an inverter bridge to cut off power to the inductive load, without commanding off the IGBTs, as a practical matter increases the leakage inductance of the inverter bridge circuit, thereby causing otherwise innocuous current switching di/dts to generate harmful voltage spikes.
  • the switches are commanded off during a Type II fault and the fault current rises above the maximum rated current of the IGBT, then the IGBT will most likely be destroyed by the voltage spike generated by the negative current di/dt.
  • the invention is a new design for the protection of Insulated Gate Bipolar Transistors (IGBTs) in an inverter bridge in the case of short-circuit, including type II faults. Transistors experiencing a Type II fault turn off quickly.
  • IGBTs Insulated Gate Bipolar Transistors
  • the principles of the invention hold true for any AC drive—low, medium or high voltage—from any manufacturer. Additionally, the principles hold true when the inverter bridge switches are other types of transistors which experience desaturation under fault conditions, such as bipolar junction transistors (BJTs) and field effect transistors (FETs).
  • BJTs bipolar junction transistors
  • FETs field effect transistors
  • a first aspect of the invention is controlling a transconductance of each switch in the inverter bridge according to the IGBT's position in the inverter bridge topology.
  • the second aspect of the invention is to assign a well-defined excitation control signal to each IGBT according to the IGBT's position in the inverter bridge topology.
  • switches are arranged into branches, each branch providing one phase of the three-phase output. Within each branch, switches are further divided into two one-half branches. A first one-half branch comprises one-half of the IGBT's in each branch, connected between a most-positive bus voltage level (positive voltage rail) and the phase output. A second one-half of the IGBTs in each branch are connected between a most-negative bus voltage level (negative voltage rail) and the phase output. IGBT switches toward one of these power rails are referred to as “outer” switches, whereas IGBT switches toward the phase output are referred to as “inner” switches.
  • the present invention facilitates safe shutting off of outer switches by assuring that the outer switches always desaturate and shut-off first.
  • a conventional inverter bridge topology is employed.
  • a three-phase multiple-level inverter bridge has three branches, each branch providing one phase of the three-phase output for driving an inductive load.
  • the multiple-level inverter bridge has “L” bus voltage levels (L ⁇ 3), wherein two of the L levels are a most-negative bus voltage and a most-positive bus voltage, any intermediate bus voltage levels being differentiated from other bus voltage levels by: V MostPositive - V MostNegative ( L - 1 )
  • Each branch of the inverter bridge comprises two half-branches, a first one-half branch comprising (L-1) switches connected in series between the most-positive bus voltage and the phase output, and a second one-half branch comprising (L-1) switches connected in series between the most-negative bus voltage and the phase output.
  • each half branch comprises an outermost switch of the (L-1) switches which is the switch connected to the most-positive bus voltage or the most-negative bus voltage, and an innermost switch of the (L-1) switches which is the switch connected to the phase output.
  • Each driver card includes a driving circuit to drive a switch of the inverter bridge, each of the inverter bridge switches having its own driver card as illustrated in FIG. 5 .
  • Each driving circuit provides an excitation control signal driving the respective switch to an on-state or an off-state.
  • each excitation control signal is a voltage applied between a gate and an emitter of a respective IGBT; if the switches are FETs, each excitation control signal is a voltage applied between a gate and a source of a respective FET; and if the switches are BJTs, each excitation control signal is a current applied between a base and an emitter of a respective BJT.
  • the driver cards preferably each include a monitoring circuit, monitoring either a voltage across a respective switch in an on-state or a current through a respective switch in an on-state.
  • a monitoring circuit monitoring either a voltage across a respective switch in an on-state or a current through a respective switch in an on-state.
  • IGBTs, FETs, or BJTs as inverter switches
  • each monitoring circuit monitors a voltage across a respective switch in an on-state.
  • SCRs, IGCTs, GTOs, or MCTs as inverter switches
  • each monitoring circuit monitors a current through the respective switch in an on-state.
  • the driver cards preferably each include an overload condition detecting circuit, detecting an overload condition by comparing the monitored voltage or current of the respective switch in the on-state with a threshold level.
  • a conventional three-phase multiple-level inverter controller is used to command each driving circuit when to output an excitation control signal to drive a respective switch an on-state or an off-state.
  • switches for the inverter bridge are selected from those types having a transconductance.
  • Each outermost switch has a lower transconductance than a transconductance of the innermost switch of the same half branch. If L>3, each intermediate switch of a half branch has a transconductance that is no greater than that of an inner next switch in the series, connected toward the phase output, and is no less than that of an outer next switch in the series, connected toward the most-negative bus voltage or the most-positive bus voltage.
  • each intermediate switch of a half branch has a transconductance that is less than that of an inner next switch in the series, connected toward the phase output, and is greater than that of an outer next switch in the series, connected toward the most-negative bus voltage or the most-positive bus voltage.
  • insulated gate bipolar transistors IGBTs
  • FETs field effect transistor
  • BJTs bipolar junction transistor
  • a method for selecting switches for the inverter bridge based upon transconductance. Transconductances of at least 6(L-1) switches are determined. For each half branch of the inverter bridge, an outer switch and an inner switch are selected so that a switch determined as having a lower transconductance is selected for use as an outermost switch, and a switch determined as having a higher transconductance is selected for use as an innermost switch.
  • each intermediate switch is selected so that a transconductance of the respective intermediate switch is no greater than that selected for an inner next switch (connected toward the phase output), and is no less than that selected for an outer next switch (connected toward the most-negative bus voltage or the most-positive bus voltage).
  • each intermediate switch is selected to have a transconductance that is less than that selected for an inner next switch, and is greater than that selected for an outer next switch.
  • an outer switch is matched to an outer-switch driving circuit configured to provide a first excitation control signal to drive the outer switch to an on-state or an off-state, and an inner switch to an inner-switch driving circuit configured to provide a second excitation control signal to drive the inner switch to an on-state or an off-state.
  • the outer-switch driving circuit and the inner-switch driving circuit are selected or set so that the first excitation control signal, when driving the outer switch to an on-state, is smaller in magnitude than the second excitation control signal, when driving the inner switch to an on-state.
  • the intermediate switch is matched to a respective intermediate-switch driving circuit configured to provide an intermediate excitation control signal to drive the intermediate switch to an on-state or an off-state.
  • Each intermediate-switch driving circuit is selected or set so that when driving the intermediate switch to an on-state, the intermediate excitation control signal is no greater in magnitude than that of an excitation control signal used to drive the respective inner next switch to an on-state, and is no less than that of an excitation control signal used to drive the respective outer-next switch to an on-state.
  • each intermediate-switch driving circuit is selected or set so that when driving the intermediate switch to an on-state, the intermediate excitation control signal is less in magnitude than that of an excitation control signal used to drive the respective inner next switch to an on-state, and is greater than that of an excitation control signal used to drive the respective outer-next switch to an on-state.
  • the switches can be labeled to designate their relative position in a respective one half branch.
  • insulated gate bipolar transistors IGBTs
  • FETs field effect transistors
  • BJTs bipolar junction transistors
  • a third embodiment of the invention is a system comprising a three-phase multiple-level (L ⁇ 3) inverter bridge and the associated driving circuits.
  • Each outermost switch of each half branch is driven to an on-state by a lower-magnitude excitation control signal, than a magnitude of an excitation control signal used to drive an innermost switch of the same half branch to an on-state.
  • L>3 each intermediate switch of a half branch is driven to an on-state by an excitation control signal that is no greater in magnitude than that of an excitation control signal used to drive an inner next switch connected toward the phase output to an on-state, and is no less than that of an excitation control signal used to drive an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage to an on-state.
  • insulated gate bipolar transistors IGBTs
  • FETs field effect transistors
  • BJTs bipolar junction transistors
  • each switch of the (L-1) switches has a transconductance.
  • Each outermost switch has a lower transconductance than a transconductance of the innermost switch of the same half branch. If L>3, each intermediate switch of a half branch has a transconductance that is less than that of an inner next switch connected toward the phase output, and is greater than that of an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage.
  • each intermediate switch of a half branch is driven to an on-state by an excitation control signal that is less in magnitude than that of an excitation control signal used to drive an inner next switch connected toward the phase output to an on-state, and is greater than that of an excitation control signal used to drive an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage to an on-state.
  • each of the (L-1) switches has a transconductance, and each outermost switch has a lower transconductance than a transconductance of the innermost switch of the same half branch.
  • each intermediate switch of a half branch has a transconductance that is no greater than (or more preferably, less than) that of a inner next switch connected toward the phase output, and is no less than (or more preferably, greater than) that of an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage.
  • a fourth embodiment of the invention is a system comprising a three-phase multiple-level (L ⁇ 3) inverter controller, a three-phase multiple-level inverter bridge, and associated driving circuits, monitoring circuits, and overload condition detecting circuits.
  • examples include insulated gate bipolar transistors (IGBTs), field effect transistors (FETs), bipolar junction transistors (BJTs), silicon controlled rectifiers (SCRs), insulated gate control thyristors (IGCTs), gate turn-off thyristors (GTOs), and metal-oxide silicon controlled thyristors (MCTs).
  • IGBTs insulated gate bipolar transistors
  • FETs field effect transistors
  • BJTs bipolar junction transistors
  • SCRs silicon controlled rectifiers
  • IGCTs insulated gate control thyristors
  • GTOs gate turn-off thyristors
  • MCTs metal-oxide silicon controlled thyristors
  • Each driving circuit providing the excitation control signal to a respective outermost switch upon detection of an overload condition of the respective outermost switch, automatically drives the respective outermost switch to an off-state, and the overload detecting circuit of the respective outermost switch signals to the three-phase multiple-level inverter controller that the overload condition has been detected.
  • Each overload detecting circuit of a respective innermost switch upon detection of an overload condition of the respective innermost switch, signals to the three-phase multiple-level inverter controller that the overload condition has been detected, and the driving circuit providing the excitation control signal to the respective innermost switch waits for instructions from the three-phase multiple-level inverter controller as to whether to leave the innermost switch in an on-state or to drive the innermost switch to an off-state.
  • each overload detecting driving circuit of a respective intermediate switch upon detection of an overload condition of the respective intermediate switch, signals to the three-phase multiple level inverter controller that the overload condition has been detected, and the driving circuit providing the excitation control signal to the respective intermediate switch waits for instructions from the three-phase multiple-level inverter controller as to whether to leave the intermediate switch in an on-state or to drive the intermediate switch to an off-state.
  • each driving circuit providing the excitation control signal to a respective intermediate switch upon detection of an overload condition of the respective intermediate switch, automatically drives the respective intermediate switch to an off-state, and the overload detecting circuit of the respective intermediate switch signals to the three-phase multiple-level inverter controller that the overload condition has been detected.
  • Each outermost switch of a half branch is driven to an on-state by a lower-magnitude excitation control signal than a magnitude of an excitation control signal used to drive an innermost switch of the same half branch to an on-state.
  • Each intermediate switch of a half branch is driven to an on-state by an excitation control signal that is smaller in magnitude than that excitation control signal used to drive closed an inner next switch connected toward the phase output, and is greater in magnitude than that excitation control signal used to drive closed an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage.
  • each outermost switch has a lower transconductance than a transconductance of the innermost switch of the same half branch.
  • Each intermediate switch of a half branch has a transconductance that is less than that of a inner next switch connected toward the phase output, and is greater than that of an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage.
  • FIG. 1 is a current-time graph illustrating a change in current over time during a Type II fault.
  • FIG. 2 illustrates an exemplary three-level inverter bridge circuit having an AC motor as the inductive load.
  • FIG. 3 illustrates a single branch of a four-level inverter bridge.
  • FIG. 4 illustrates a single branch of a five-level inverter bridge.
  • FIG. 5 illustrates a driver card connected to an IGBT.
  • FIG. 6 illustrates a controller interfacing with driver cards.
  • FIGS. 7A and 7B illustrate methods of the invention for preparing switches for the inverter bridge based upon a transconductance of each switch.
  • An aspect of the invention is using IGBTs having lower transconductance values (g m ) for the outer switches relative to the transconductance values of the inner switches.
  • transconductance For example, with IGBTs, an easy way to screen for the transconductance of each IGBT is by measuring the collector-to-emitter voltage drop at rated IGBT current and with +V GE equal to 15V. Another way to screen for transconductance is to create a short-circuit Type I fault and measure the current though the switch: the higher the transconductance, the higher the current for a given +V GE . Additionally, in view of the high cost of many IGBTs, some manufacturers may be willing to measure transconductance and label each IGBT accordingly, prior to shipping.
  • the g m of at least 6(L-1) switches needs to be determined (step 701 ).
  • a relatively low g m switch is selected to serve as an outermost switch (step 702 )
  • a relatively high g m switch is selected to serve as an innermost switch (step 703 ).
  • L>3 step 704
  • (L-3) switches are selected to serve as intermediate switches for a branch, to be connected in series between the outermost and innermost switches.
  • Each intermediate switch has a g m no greater than the next inner switch, and no less than the next outer switch (step 705 ).
  • each intermediate switch has a g m less than the next inner switch, and greater than the next outer switch.
  • the second half branch comprises switches S 1 to S 4 , S 1 being the outermost switch, and S 4 being the innermost switch.
  • Each switch S N has a transconductance of g mN .
  • the transconductances of this branch must satisfy: g m1 ⁇ g m4 and g m1 ⁇ g m2 ⁇ g m3 and g m2 ⁇ g m3 ⁇ g m4
  • the transconductances satisfy: g m1 ⁇ g m2 ⁇ g m3 ⁇ g m4
  • the switches can be labeled to designate their relative position in a respective one-half branch (step 706 ).
  • lowering the excitation used to drive the transistor to an on-state also results in earlier desaturation.
  • a lower +V GE has a similar effect to using an IGBT with lower transconductance.
  • the excitation signals satisfy: + V GE1 ⁇ +V GE2 ⁇ +V GE3 ⁇ +V GE4
  • the value of the corresponding R G should be adjusted down so that the switching losses associated with lowering +V GE can be minimized. Within reasonable values, this can result in a slight increase in conduction losses due to the increase of collector to emitter voltage, but with negligible effects on the thermal losses.
  • the higher transconductance value could offset any benefit gained by the lowering of the +V GE to, for example, from +15V to +14V. Accordingly, to assure benefits from lowering +V GE for outer transistors, the transistors utilized should have, at the very least, like transconductances. Preferably, however, both lower transconductance and lower +V GE are used together, thereby assuring the proper desaturation sequence.
  • each switch of a half branch having sequentially arranged tranconductances can be matched to a driving circuit selected or set to drive each switch as described above.
  • Each outer switch, having a relatively low transconductance is matched to a driving circuit configured to provide a relatively low +V GE when driving the outer switch to an on-state (step 707 )
  • each inner switch, having a relatively high transconductance is matched to a driving circuit configured to provide a relatively high +V GE when driving the inner switch to an on-state (step 709 ).
  • Each intermediate switch having an intermediate transconductance, is matched to a respective driving circuit configured to provide a relatively intermediate +V GE when driving the intermediate switch to an on-state (step 708 ), each intermediate +V GE being no greater in magnitude than a +V GE used to drive the respective next inner switch to an on-state, and being no less in magnitude than a +V GE used to drive the respective next outer switch to an on-state. More preferably, each intermediate +V GE is lesser in magnitude than the +V GE used to drive the respective next inner switch to an on-state, and is greater in magnitude than the +V GE used to drive the respective next outer switch to an on-state.
  • a further aspect of the invention is utilizing driver cards for outer switches that are set to automatically shut off the outer switch when an overload condition is detected, without waiting for instructions from the controller.
  • Such a setting is sometimes referred to in the art as “two-level” control.
  • the driver card By utilizing two-level control, as soon as a desaturation voltage value per switch, or a maximum rated short circuit current (I sc ) per switch are detected, the driver card itself will turn the outer switch off and send a fault signal via to the controller via an interface such as an optical fiber. This driver card process is more effective because the driver card responds faster than the controller in most circumstances.
  • the driver cards driving the inner switches are set to report detection of an overload condition to the controller, and wait for instructions.
  • Such a setting is sometimes referred to in the art as “three level” control.
  • the inner switches are turned-off only by a sequenced command from the controller. This is important because an innermost switch must not be turned-off before the corresponding outer-most switch is turned-off.
  • the corresponding inner switch does not necessarily have to be turned-off at all, which will help to quench the energy stored in the magnetic field of both the load inductance and the stray inductance of the output cable.
  • the controller will turn off the inner switch if it concludes that the corresponding outer switch is shorted.
  • Intermediate switch driver cards should also report detection of an overload condition to the controller, and wait for instructions. However, if transconductances and/or excitation control signals are selected in accordance with the other aspects of the invention, intermediate switch driver cards can also be set to automatically command a respective intermediate switch to turn off.

Abstract

A fault handling system for short circuit recovery in three-phase multiple-level inverter bridges, used to drive inductive loads, to assure a proper sequence for turning-off switches in the inverter bridge. Switches are selected for use in the inverter bridge so that outer switches toward the most positive and most negative bus voltage levels of the inverter bridge have lower transconductances than inner switches closest to an output phase of the inverter bridge. Additionally, driver cards driving outer switches utilize lower magnitude excitation control signals than driver cards driving inner switches. Driver cards driving outer switches, when detecting desaturation of an on-state switch, are set to automatically command the outer switch to an off-state, whereas driver cards driving inner switches wait for instructions from a controller before taking action.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • Fault handling in inverter bridges utilizing Insulated Gate Bipolar Transistors (IGBTs) and similar switching devices, such as inverter bridges utilized with three-phase AC motors.
  • 2. Description of the Related Art
  • Inverter bridges provide controlled energy used to drive inductive loads. A plurality of switches within the inverter bridge are sequentially switched to vary the inverter bridge's output voltage. Typically, output is a three-phase alternating current voltage. For a general background description of inverter bridge topologies and switching schemes, PCT Publications WO 02/37654 A2 published 10 May 2002 and WO 2004/015851 A2 published 19 Feb. 2004 are incorporated herein by reference.
  • In conventional inverter bridges, fault conditions (short-circuits) can be characterized as falling into one of two categories. A first category is a Type I fault. Typically, a Type I fault is the result of a fault inside the drive (for example, an IGBT failure or an output fault with low inductance). As a result of the low impedance, the increase in current (di/dt) through the IGBT is high, such that the IGBT is forced to desaturate.
  • When a Type I fault is detected, the switches of the inverter bridge are sequentially commanded to an off-state. Because the switches are not saturated, the current decays slowly, causing no appreciable voltage spikes. Therefore, Type I faults for two-level inverter bridges are fairly easy to manage, and numerous methods are known in the art. However, in three-or-more (multiple) level inverter bridges, which have more than two IGBT switches involved in the fault current path, the desaturation sequence of IGBT switches becomes unpredictable, which may cause IGBT destruction.
  • A second category is a Type II fault, which is typically a fault external to an inverter bridge, such as a cable short-circuit or motor fault. The impedance in the circuit undergoing fault is typically high, resulting in the current through the IGBT rising slowly. The result is that the IGBT saturates under the Type II fault condition. A Type II fault may occur while a particular IGBT is already in saturation.
  • Under a Type II fault condition, the IGBT can be quickly turned off, when the IGBT is commanded to an off-state while in saturation. However, such switching while in saturation results in a voltage spike that may destroy the transistor. The voltage spike is due to a counter-electromotive force produced by the negative current di/dt times a leakage inductance of the circuit. Under a Type II fault, the currents rise to levels several times higher than the rated nominal current of the IGBT.
  • A Type II short-circuit fault is the worst case for an inverter bridge, particularly in a multi-level inverter bridge, because it allows the IGBT to saturate during a fault condition. Type II faults involve a short-circuit path inductance which causes a limited di/dt current increase, which will allow the current to rise well above the maximum rated current of the IGBT, but will not allow the IGBT to enter desaturation. Adding additional circuitry to an inverter bridge to cut off power to the inductive load, without commanding off the IGBTs, as a practical matter, increases the leakage inductance of the inverter bridge circuit, thereby causing otherwise innocuous current switching di/dts to generate harmful voltage spikes. In comparison, if the switches are commanded off during a Type II fault and the fault current rises above the maximum rated current of the IGBT, then the IGBT will most likely be destroyed by the voltage spike generated by the negative current di/dt.
  • As shown in FIG. 1, at the initiation (t1) of a Type II fault, current rises slowly. However, the time between an inverter controller recognizing an overload situation (t2) and when the short circuit current exceeds a maximum rated current (t3) is often less time than an individual IGBT requires to switch off. Therefore, the fault current enters a forbidden region for switch shut-off before the controller can act, or before a switch commanded to shut-off actually does shut-off.
  • One way to slow the rise time down further is artificially increase inductance at the output of the inverter bridge. However, this increases losses and does not address the situation when the inductance itself is part of the short-circuit.
  • Once the fault current enters the forbidden region for switch shut-off, safe shut off is only possible if the current thereafter decreases below the maximum rated current (Imax) of the IGBT, or when the current exceeds the required current to desaturate the IGBT. However, once an IGBT reaches desaturation current levels under a fault condition (t4), there is very little time to turn off the switch before there is thermal damage to the IGBT.
  • To date, in conventional designs, there is always a fault current inductance that will cause any inverter bridge to risk destruction when commanding the IGBTs to an off-state during a Type II fault. Moreover, with conventional inverter bridges, even when the inverter bridge controller commands switches off in a proper sequence, since desaturation ordinarily occurs randomly among the switches in series, destruction of the switches may nonetheless occur.
  • SUMMARY OF THE INVENTION
  • The invention is a new design for the protection of Insulated Gate Bipolar Transistors (IGBTs) in an inverter bridge in the case of short-circuit, including type II faults. Transistors experiencing a Type II fault turn off quickly. The principles of the invention hold true for any AC drive—low, medium or high voltage—from any manufacturer. Additionally, the principles hold true when the inverter bridge switches are other types of transistors which experience desaturation under fault conditions, such as bipolar junction transistors (BJTs) and field effect transistors (FETs).
  • A first aspect of the invention is controlling a transconductance of each switch in the inverter bridge according to the IGBT's position in the inverter bridge topology. The second aspect of the invention is to assign a well-defined excitation control signal to each IGBT according to the IGBT's position in the inverter bridge topology.
  • In a three-phase inverter bridge, switches are arranged into branches, each branch providing one phase of the three-phase output. Within each branch, switches are further divided into two one-half branches. A first one-half branch comprises one-half of the IGBT's in each branch, connected between a most-positive bus voltage level (positive voltage rail) and the phase output. A second one-half of the IGBTs in each branch are connected between a most-negative bus voltage level (negative voltage rail) and the phase output. IGBT switches toward one of these power rails are referred to as “outer” switches, whereas IGBT switches toward the phase output are referred to as “inner” switches.
  • When shutting off switches, whether under normal operating conditions or fault conditions, it is essential to shut off switches in each half branch sequentially from outer to inner, as is known in the art. The present invention facilitates safe shutting off of outer switches by assuring that the outer switches always desaturate and shut-off first.
  • In the embodiments of the invention, a conventional inverter bridge topology is employed. A three-phase multiple-level inverter bridge has three branches, each branch providing one phase of the three-phase output for driving an inductive load. The multiple-level inverter bridge has “L” bus voltage levels (L≧3), wherein two of the L levels are a most-negative bus voltage and a most-positive bus voltage, any intermediate bus voltage levels being differentiated from other bus voltage levels by: V MostPositive - V MostNegative ( L - 1 )
  • Illustration of a three-level (L=3) inverter bridge topology is presented in FIG. 2, with single branches of a four-level (L=4) inverter bridge topology and a five-level (L=5) inverter bridge topology being presented in FIGS. 3 and 4.
  • Each branch of the inverter bridge comprises two half-branches, a first one-half branch comprising (L-1) switches connected in series between the most-positive bus voltage and the phase output, and a second one-half branch comprising (L-1) switches connected in series between the most-negative bus voltage and the phase output.
  • Further, each half branch comprises an outermost switch of the (L-1) switches which is the switch connected to the most-positive bus voltage or the most-negative bus voltage, and an innermost switch of the (L-1) switches which is the switch connected to the phase output.
  • If intermediate switches are included in each half-branch (if L>3), such switches which number (L-3) per half branch, and are connected in series between the innermost switch and the outermost switch.
  • Additionally, a plurality of driver cards is utilized. Each driver card includes a driving circuit to drive a switch of the inverter bridge, each of the inverter bridge switches having its own driver card as illustrated in FIG. 5. Each driving circuit provides an excitation control signal driving the respective switch to an on-state or an off-state. As examples of excitation control signals, if an embodiment utilizes IGBTs as switches, each excitation control signal is a voltage applied between a gate and an emitter of a respective IGBT; if the switches are FETs, each excitation control signal is a voltage applied between a gate and a source of a respective FET; and if the switches are BJTs, each excitation control signal is a current applied between a base and an emitter of a respective BJT.
  • The driver cards preferably each include a monitoring circuit, monitoring either a voltage across a respective switch in an on-state or a current through a respective switch in an on-state. For example, if an embodiment utilizes IGBTs, FETs, or BJTs as inverter switches, each monitoring circuit monitors a voltage across a respective switch in an on-state. In comparison, if an embodiment utilizes SCRs, IGCTs, GTOs, or MCTs as inverter switches, each monitoring circuit monitors a current through the respective switch in an on-state.
  • Also, the driver cards preferably each include an overload condition detecting circuit, detecting an overload condition by comparing the monitored voltage or current of the respective switch in the on-state with a threshold level.
  • A conventional three-phase multiple-level inverter controller is used to command each driving circuit when to output an excitation control signal to drive a respective switch an on-state or an off-state.
  • As a first embodiment of the invention, switches for the inverter bridge are selected from those types having a transconductance. Each outermost switch has a lower transconductance than a transconductance of the innermost switch of the same half branch. If L>3, each intermediate switch of a half branch has a transconductance that is no greater than that of an inner next switch in the series, connected toward the phase output, and is no less than that of an outer next switch in the series, connected toward the most-negative bus voltage or the most-positive bus voltage.
  • Preferably, each intermediate switch of a half branch has a transconductance that is less than that of an inner next switch in the series, connected toward the phase output, and is greater than that of an outer next switch in the series, connected toward the most-negative bus voltage or the most-positive bus voltage.
  • As the switches of the first embodiment having transconductance, preferable embodiments include insulated gate bipolar transistors (IGBTs), field effect transistor (FETs), and bipolar junction transistor (BJTs).
  • As a second embodiment of the invention, a method is disclosed for selecting switches for the inverter bridge based upon transconductance. Transconductances of at least 6(L-1) switches are determined. For each half branch of the inverter bridge, an outer switch and an inner switch are selected so that a switch determined as having a lower transconductance is selected for use as an outermost switch, and a switch determined as having a higher transconductance is selected for use as an innermost switch.
  • If the inverter bridge for which switches are selected has more than three levels (if L>3), intermediate switches are also selected. At the very least, each intermediate switch is selected so that a transconductance of the respective intermediate switch is no greater than that selected for an inner next switch (connected toward the phase output), and is no less than that selected for an outer next switch (connected toward the most-negative bus voltage or the most-positive bus voltage). Preferably, each intermediate switch is selected to have a transconductance that is less than that selected for an inner next switch, and is greater than that selected for an outer next switch.
  • Preferably, an outer switch is matched to an outer-switch driving circuit configured to provide a first excitation control signal to drive the outer switch to an on-state or an off-state, and an inner switch to an inner-switch driving circuit configured to provide a second excitation control signal to drive the inner switch to an on-state or an off-state. The outer-switch driving circuit and the inner-switch driving circuit are selected or set so that the first excitation control signal, when driving the outer switch to an on-state, is smaller in magnitude than the second excitation control signal, when driving the inner switch to an on-state.
  • If L>3, then for each intermediate switch within a respective half branch, the intermediate switch is matched to a respective intermediate-switch driving circuit configured to provide an intermediate excitation control signal to drive the intermediate switch to an on-state or an off-state. Each intermediate-switch driving circuit is selected or set so that when driving the intermediate switch to an on-state, the intermediate excitation control signal is no greater in magnitude than that of an excitation control signal used to drive the respective inner next switch to an on-state, and is no less than that of an excitation control signal used to drive the respective outer-next switch to an on-state. More preferably, each intermediate-switch driving circuit is selected or set so that when driving the intermediate switch to an on-state, the intermediate excitation control signal is less in magnitude than that of an excitation control signal used to drive the respective inner next switch to an on-state, and is greater than that of an excitation control signal used to drive the respective outer-next switch to an on-state.
  • Additionally, for each one half branch, after selecting the inner switch, the outer switch, and any intermediate switches, the switches can be labeled to designate their relative position in a respective one half branch.
  • As the switches of the second embodiment having transconductance, preferable embodiments include insulated gate bipolar transistors (IGBTs), field effect transistors (FETs), and bipolar junction transistors (BJTs).
  • A third embodiment of the invention is a system comprising a three-phase multiple-level (L≧3) inverter bridge and the associated driving circuits. Each outermost switch of each half branch is driven to an on-state by a lower-magnitude excitation control signal, than a magnitude of an excitation control signal used to drive an innermost switch of the same half branch to an on-state. If L>3, each intermediate switch of a half branch is driven to an on-state by an excitation control signal that is no greater in magnitude than that of an excitation control signal used to drive an inner next switch connected toward the phase output to an on-state, and is no less than that of an excitation control signal used to drive an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage to an on-state.
  • As the switches of the third embodiment having transconductance, preferable embodiments include insulated gate bipolar transistors (IGBTs), field effect transistors (FETs), and bipolar junction transistors (BJTs).
  • As a first variation of the third embodiment, for each half branch, each switch of the (L-1) switches has a transconductance. Each outermost switch has a lower transconductance than a transconductance of the innermost switch of the same half branch. If L>3, each intermediate switch of a half branch has a transconductance that is less than that of an inner next switch connected toward the phase output, and is greater than that of an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage.
  • As a second variation of the third embodiment, if L>3, each intermediate switch of a half branch is driven to an on-state by an excitation control signal that is less in magnitude than that of an excitation control signal used to drive an inner next switch connected toward the phase output to an on-state, and is greater than that of an excitation control signal used to drive an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage to an on-state.
  • Preferably, with this second variation, each of the (L-1) switches has a transconductance, and each outermost switch has a lower transconductance than a transconductance of the innermost switch of the same half branch. If L>3, each intermediate switch of a half branch has a transconductance that is no greater than (or more preferably, less than) that of a inner next switch connected toward the phase output, and is no less than (or more preferably, greater than) that of an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage.
  • A fourth embodiment of the invention is a system comprising a three-phase multiple-level (L≧3) inverter controller, a three-phase multiple-level inverter bridge, and associated driving circuits, monitoring circuits, and overload condition detecting circuits.
  • As the switches of the fourth embodiment, examples include insulated gate bipolar transistors (IGBTs), field effect transistors (FETs), bipolar junction transistors (BJTs), silicon controlled rectifiers (SCRs), insulated gate control thyristors (IGCTs), gate turn-off thyristors (GTOs), and metal-oxide silicon controlled thyristors (MCTs).
  • Each driving circuit providing the excitation control signal to a respective outermost switch, upon detection of an overload condition of the respective outermost switch, automatically drives the respective outermost switch to an off-state, and the overload detecting circuit of the respective outermost switch signals to the three-phase multiple-level inverter controller that the overload condition has been detected.
  • Each overload detecting circuit of a respective innermost switch, upon detection of an overload condition of the respective innermost switch, signals to the three-phase multiple-level inverter controller that the overload condition has been detected, and the driving circuit providing the excitation control signal to the respective innermost switch waits for instructions from the three-phase multiple-level inverter controller as to whether to leave the innermost switch in an on-state or to drive the innermost switch to an off-state.
  • Preferably, if L>3, each overload detecting driving circuit of a respective intermediate switch, upon detection of an overload condition of the respective intermediate switch, signals to the three-phase multiple level inverter controller that the overload condition has been detected, and the driving circuit providing the excitation control signal to the respective intermediate switch waits for instructions from the three-phase multiple-level inverter controller as to whether to leave the intermediate switch in an on-state or to drive the intermediate switch to an off-state.
  • Alternatively, if L>3, each driving circuit providing the excitation control signal to a respective intermediate switch, upon detection of an overload condition of the respective intermediate switch, automatically drives the respective intermediate switch to an off-state, and the overload detecting circuit of the respective intermediate switch signals to the three-phase multiple-level inverter controller that the overload condition has been detected. Each outermost switch of a half branch is driven to an on-state by a lower-magnitude excitation control signal than a magnitude of an excitation control signal used to drive an innermost switch of the same half branch to an on-state. Each intermediate switch of a half branch is driven to an on-state by an excitation control signal that is smaller in magnitude than that excitation control signal used to drive closed an inner next switch connected toward the phase output, and is greater in magnitude than that excitation control signal used to drive closed an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage.
  • Further, utilizing switches of a type having transconductance, each outermost switch has a lower transconductance than a transconductance of the innermost switch of the same half branch. Each intermediate switch of a half branch has a transconductance that is less than that of a inner next switch connected toward the phase output, and is greater than that of an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage.
  • These above various aspect of the invention mitigate damage from Type I and Type II faults by reliably assuring that outer switches of the inverter bridge will desaturate first, thereby guaranteeing that a switching-off of the switches occurs in the necessary and proper sequence, without requiring a specialized inverter controller.
  • While using lower transconductance and/or lower magnitude excitation control signals for outer switches is beneficial, the overall benefits achieved would not be the same if similar values were applied to inner switches, since safe shutting off of the inverter bridge depends upon shutting off each half-branch sequentially from the outermost transistor to the innermost transistor. Each switch is designed to handle only a percentage of the bus voltage, and by switching off an inner transistor before an outer transistor, the whole of the bus voltage may be placed across the shut-off inner transistor. Because of the position of the inner transistor in the topology, this results in the destruction of the inner transistor.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a current-time graph illustrating a change in current over time during a Type II fault.
  • FIG. 2 illustrates an exemplary three-level inverter bridge circuit having an AC motor as the inductive load.
  • FIG. 3 illustrates a single branch of a four-level inverter bridge.
  • FIG. 4 illustrates a single branch of a five-level inverter bridge.
  • FIG. 5 illustrates a driver card connected to an IGBT.
  • FIG. 6 illustrates a controller interfacing with driver cards.
  • FIGS. 7A and 7B illustrate methods of the invention for preparing switches for the inverter bridge based upon a transconductance of each switch.
  • DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS
  • In the present disclosure, in the context of switching, the terms “on-state,” “conducting,” and “closed” are interchangeable, as are the terms “off-state,” “non-conducting,” and “open”.
  • An aspect of the invention is using IGBTs having lower transconductance values (gm) for the outer switches relative to the transconductance values of the inner switches. By using lower transconductance IGBTs for the outer switches, the outer switches will always desaturate before the inner switches, even when equivalent +VGE levels and ordinary inverter bridge controllers are used.
  • Several techniques are known in the art for determining transconductance. For example, with IGBTs, an easy way to screen for the transconductance of each IGBT is by measuring the collector-to-emitter voltage drop at rated IGBT current and with +VGE equal to 15V. Another way to screen for transconductance is to create a short-circuit Type I fault and measure the current though the switch: the higher the transconductance, the higher the current for a given +VGE. Additionally, in view of the high cost of many IGBTs, some manufacturers may be willing to measure transconductance and label each IGBT accordingly, prior to shipping.
  • Referring to FIGS. 7A and 7B, in order to construct an inverter bridge with the necessary transconductance arrangement, the gm of at least 6(L-1) switches needs to be determined (step 701). For each half branch, a relatively low gm switch is selected to serve as an outermost switch (step 702), whereas a relatively high gm switch (relatively high within the same half branch) is selected to serve as an innermost switch (step 703). If L>3 (step 704), then (L-3) switches are selected to serve as intermediate switches for a branch, to be connected in series between the outermost and innermost switches. Each intermediate switch has a gm no greater than the next inner switch, and no less than the next outer switch (step 705). Preferably, each intermediate switch has a gm less than the next inner switch, and greater than the next outer switch.
  • For example, in FIG. 4, the second half branch comprises switches S1 to S4, S1 being the outermost switch, and S4 being the innermost switch. Each switch SN has a transconductance of gmN. In accordance with the method of FIG. 7, the transconductances of this branch must satisfy:
    gm1<gm4 and gm1≦gm2≦gm3 and gm2≦gm3≦gm4
  • More preferably, the transconductances satisfy:
    gm1<gm2<gm3<gm4
  • Additionally, for each one half branch, after selecting the inner switch, the outer switch, and any intermediate switches, the switches can be labeled to designate their relative position in a respective one-half branch (step 706).
  • By arranging the transistors in this manner, when a short circuit occurs, the upper current limit at which desaturation occurs (ISC) is lowered, so that a transistor having a lower transconductance will necessarily desaturate first. Therefore, switch sequencing necessary for a safe switching off of a half branch is assured, even with an ordinary controller.
  • Likewise, lowering the excitation used to drive the transistor to an on-state also results in earlier desaturation. For example, referring to an IGBT, a lower +VGE has a similar effect to using an IGBT with lower transconductance.
  • In general, driver cards for IGBT transistors utilize a +VGE=15V for on-state. According to an aspect of the invention, each innermost transistor is kept at +VGE=15V, whereas a lower voltage is used to excite the outermost transistor. If it is necessary to accommodate a tolerance of the +VGE utilized to excite the on-state of the innermost transistor, it is best if +VGE is equal to 15V +0.5V/−0.0V (that is, varying away from the +VGE used for the outer transistors) because the inner IGBT must not desaturate before the outer IGBT does.
  • Reducing +VGE from 15V to 14V effectively reduces the maximum current (ISC) that will pass through the IGBT. For example, a 600 A, 6.5 kV IGBT, ISC in the event of a short-circuit is reduced from 3,600 A to 3,000 A. Therefore, by driving an outer transistor with +VGE=14V, while driving an inner transistor with +VGE=15V, the outer IGBT will always desaturate before the corresponding inner IGBT does because its ISC is smaller.
  • Referring again to the second half branch comprises switches S1 to S4 in FIG. 4, for a +VGE N applied to a switch SN, it is preferable that:
    +V GE1 <+V GE4 and +VGE1 ≦+V GE2 ≦+V GE3 and +VGE2 ≦+V GE3 ≦+V GE4
  • More preferably, the excitation signals satisfy:
    +V GE1 <+V GE2 <+V GE3 <+V GE4
  • When reducing +VGE, the value of the corresponding RG should be adjusted down so that the switching losses associated with lowering +VGE can be minimized. Within reasonable values, this can result in a slight increase in conduction losses due to the increase of collector to emitter voltage, but with negligible effects on the thermal losses.
  • Moreover, if transconductance is not determined, and a device with higher transconductance was used for an outer switch, the higher transconductance value could offset any benefit gained by the lowering of the +VGE to, for example, from +15V to +14V. Accordingly, to assure benefits from lowering +VGE for outer transistors, the transistors utilized should have, at the very least, like transconductances. Preferably, however, both lower transconductance and lower +VGE are used together, thereby assuring the proper desaturation sequence.
  • For example, as illustrated in FIG. 7B, each switch of a half branch having sequentially arranged tranconductances can be matched to a driving circuit selected or set to drive each switch as described above. Each outer switch, having a relatively low transconductance, is matched to a driving circuit configured to provide a relatively low +VGE when driving the outer switch to an on-state (step 707), whereas each inner switch, having a relatively high transconductance, is matched to a driving circuit configured to provide a relatively high +VGE when driving the inner switch to an on-state (step 709). Each intermediate switch, having an intermediate transconductance, is matched to a respective driving circuit configured to provide a relatively intermediate +VGE when driving the intermediate switch to an on-state (step 708), each intermediate +VGE being no greater in magnitude than a +VGE used to drive the respective next inner switch to an on-state, and being no less in magnitude than a +VGE used to drive the respective next outer switch to an on-state. More preferably, each intermediate +VGE is lesser in magnitude than the +VGE used to drive the respective next inner switch to an on-state, and is greater in magnitude than the +VGE used to drive the respective next outer switch to an on-state.
  • A further aspect of the invention is utilizing driver cards for outer switches that are set to automatically shut off the outer switch when an overload condition is detected, without waiting for instructions from the controller. Such a setting is sometimes referred to in the art as “two-level” control. By utilizing two-level control, as soon as a desaturation voltage value per switch, or a maximum rated short circuit current (Isc) per switch are detected, the driver card itself will turn the outer switch off and send a fault signal via to the controller via an interface such as an optical fiber. This driver card process is more effective because the driver card responds faster than the controller in most circumstances.
  • In comparison, the driver cards driving the inner switches are set to report detection of an overload condition to the controller, and wait for instructions. Such a setting is sometimes referred to in the art as “three level” control. By utilizing three-level control, the inner switches are turned-off only by a sequenced command from the controller. This is important because an innermost switch must not be turned-off before the corresponding outer-most switch is turned-off.
  • In fact, if the outer switch is appropriately turned-off, then the corresponding inner switch does not necessarily have to be turned-off at all, which will help to quench the energy stored in the magnetic field of both the load inductance and the stray inductance of the output cable. The controller will turn off the inner switch if it concludes that the corresponding outer switch is shorted.
  • Intermediate switch driver cards should also report detection of an overload condition to the controller, and wait for instructions. However, if transconductances and/or excitation control signals are selected in accordance with the other aspects of the invention, intermediate switch driver cards can also be set to automatically command a respective intermediate switch to turn off.
  • It is contemplated that numerous modifications may be made to the embodiments and implementations of the present invention without departing from the spirit and scope of the invention as defined in the following claims.

Claims (22)

1. A three-phase multiple-level inverter bridge having three branches, each branch providing one phase of the three-phase output for driving an inductive load, the multiple-level inverter bridge having “L” bus voltage levels (L≧3), wherein two of the L levels are a most-negative bus voltage and a most-positive bus voltage, any intermediate bus voltage levels being differentiated from other bus voltage levels by a difference of the most-positive bus voltage and the most-negative bus voltage, divided by (L-1),
each branch comprising two half-branches, a first one-half branch comprising (L-1) switches connected in series between the most-positive bus voltage and the phase output, and a second one-half branch comprising (L-1) switches connected in series between the most-negative bus voltage and the phase output,
each half branch comprising:
an outermost switch of the (L-1) switches which is the switch connected to the most-positive bus voltage or the most-negative bus voltage;
an innermost switch of the (L-1) switches which is the switch connected to the phase output; and
if L>3, (L-3) intermediate switches of the (L-1) switches connected in series between the innermost switch and the outermost switch,
wherein:
each of the (L-1) switches has a transconductance, and is configured to be driven by a control signal, and
each outermost switch has a lower transconductance than a transconductance of the innermost switch of the same half branch, and
if L>3, each intermediate switch of a half branch has a transconductance that is no greater than that of an inner next switch in the series, connected toward the phase output, and is no less than that of an outer next switch in the series, connected toward the most-negative bus voltage or the most-positive bus voltage.
2. A three-phase multiple-level inverter bridge according to claim 1, wherein each intermediate switch of a half branch has a transconductance that is less than that of an inner next switch in the series, connected toward the phase output, and is greater than that of an outer next switch in the series, connected toward the most-negative bus voltage or the most-positive bus voltage.
3. A three-phase multiple-level inverter bridge according to claim 1, wherein each switch of the (L-1) switches is selected from the group consisting of a insulated gate bipolar transistor (IGBT), a field effect transistor (FET), and a bipolar junction transistor (BJT).
4. A method of preparing switches for a three-phase multiple-level inverter bridge having three branches, each branch providing one phase of the three-phase output for driving an inductive load, the multiple-level inverter bridge having “L” bus voltage levels (L≧3), wherein two of the L levels are a most-negative bus voltage and a most-positive bus voltage, any intermediate bus voltage levels being differentiated from other bus voltage levels by a difference of the most-positive bus voltage and the most-negative bus voltage, divided by (L-1),
each branch comprising two half-branches, a first one-half branch comprising (L-1) switches connected in series between the most-positive bus voltage and the phase output, and a second one-half branch comprising (L-1) switches connected in series between the most-negative bus voltage and the phase output,
each half branch having an outermost switch of the (L-1) switches which is the switch connected to the most-positive bus voltage or the most-negative bus voltage, each half branch having an innermost switch of the (L-1) switches which is the switch connected to the phase output,
each of the (L-1) switches having a transconductance, and configured to be driven by a control signal, and
each outermost switch having a lower transconductance than a transconductance of the innermost switch of the same half branch,
wherein if L>3, there are (L-3) intermediate switches of the (L-1) switches connected in series between the innermost switch and the outermost switch, each intermediate switch of a half branch having a transconductance that is no greater than that of a inner next switch in the series, connected toward the phase output, and is no less than that of an outer next switch in the series, connected toward the most-negative bus voltage or the most-positive bus voltage,
the method comprising:
determining the transconductance of at least 6(L-1) switches;
selecting, for each half branch, an outer switch and an inner switch, so that said outer switch has a lower transconductance than said inner switch; and
selecting, if L>3, for each half branch, each intermediate switch so that a transconductance of the respective intermediate switch is no greater than that of an inner next switch to be connected toward the phase output, and is no less than that of an outer next switch to be connected toward the most-negative bus voltage or the most-positive bus voltage.
5. A method according to claim 4, further comprising:
for each one-half branch, after selecting the inner switch, the outer switch, and if L>3, any intermediate switches, labeling the switches to designate their relative position in the respective one half branch.
6. A method according to claim 4, wherein selecting each intermediate switch further comprises selecting each intermediate switch of a half branch to have a transconductance that is less than that of an inner next switch to be connected toward the phase output, and is greater than that of an outer next switch to be connected toward the most-negative bus voltage or the most-positive bus voltage.
7. A method according to claim 6, further comprising:
for each one half branch, after selecting the inner switch, the outer switch, and if L>3, any intermediate switches, labeling the switches to designate their relative position in the respective one half branch.
8. A method according to claim 6, further comprising:
matching, for each half branch, an outer switch to an outer-switch driving circuit configured to provide a first excitation control signal to drive the outer switch to an on-state or an off-state;
matching, for each half branch, an inner switch to an inner-switch driving circuit configured to provide a second excitation control signal to drive the inner switch to an on-state or an off-state,
wherein the outer-switch driving circuit and the inner-switch driving circuit are selected or set so that said first excitation control signal, when driving the outer switch to an on-state, is smaller in magnitude than said second excitation control signal, when driving the inner switch to an on-state; and
if L>3, then for each half branch and for each intermediate switch within the respective half branch, matching the intermediate switch to a respective intermediate-switch driving circuit configured to provide an intermediate excitation control signal to drive the intermediate switch to an on-state or an off-state, wherein each intermediate-switch driving circuit is selected or set so that when driving the intermediate switch to an on-state, the intermediate excitation control signal is no greater in magnitude than that of an excitation control signal used to drive the respective inner next switch to an on-state, and is no less than that of an excitation control signal used to drive the respective outer-next switch to an on-state.
9. A method according to claim 4, further comprising:
matching, for each half branch, an outer switch to an outer-switch driving circuit configured to provide a first excitation control signal to drive the outer switch to an on-state or an off-state;
matching, for each half branch, an inner switch to an inner-switch driving circuit configured to provide a second excitation control signal to drive the inner switch to an on-state or an off-state,
wherein the outer-switch driving circuit and the inner-switch driving circuit are selected or set so that said first excitation control signal, when driving the outer switch to an on-state, is smaller in magnitude than said second excitation control signal, when driving the inner switch to an on-state; and
if L>3, then for each half branch and for each intermediate switch within the respective half branch, matching the intermediate switch to a respective intermediate-switch driving circuit configured to provide an intermediate excitation control signal to drive the intermediate switch to an on-state or an off-state, wherein each intermediate-switch driving circuit is selected or set so that when driving the intermediate switch to an on-state, the intermediate excitation control signal is less in magnitude than that of an excitation control signal used to drive the respective inner next switch to an on-state, and is greater than that of an excitation control signal used to drive the respective outer-next switch to an on-state.
10. A method according to claim 4, wherein each selected innermost, outermost, and intermediate switch is selected from the group consisting of a insulated gate bipolar transistor (IGBT), a field effect transistor (FET), and a bipolar junction transistor (BJT).
11. A system comprising:
a three-phase multiple-level inverter bridge having three branches, each branch providing one phase of the three-phase output for driving an inductive load, the multiple-level inverter bridge having “L” bus voltage levels (L≧3), wherein two of the L levels are a most-negative bus voltage and a most-positive bus voltage, any intermediate bus voltage levels being differentiated from other bus voltage levels by a difference of the most-positive bus voltage and the most-negative bus voltage, divided by (L-1),
each branch comprising two half-branches, a first one-half branch comprising (L-1) switches connected in series between the most-positive bus voltage and the phase output, and a second one-half branch comprising (L-1) switches connected in series between the most-negative bus voltage and the phase output,
each half branch having an outermost switch of the (L-1) switches which is the switch connected to the most-positive bus voltage or the most-negative bus voltage,
each half branch having an innermost switch of the (L-1) switches which is the switch connected to the phase output,
wherein if L>3, there are (L-3) intermediate switches of the (L-1) switches connected in series between the innermost switch and the outermost switch, and
a plurality of driving circuits configured to drive switches of the inverter bridge, each of the inverter bridge switches having its own driving circuit, and each driving circuit providing an excitation control signal driving the respective switch to an on-state or an off-state,
wherein each outermost switch of each half branch is driven to an on-state by a lower-magnitude excitation control signal, than a magnitude of an excitation control signal used to drive an innermost switch of the same half branch to an on-state,
wherein, if L>3, each intermediate switch of a half branch is driven to an on-state by an excitation control signal that is no greater in magnitude than that of an excitation control signal used to drive an inner next switch connected toward the phase output to an on-state, and is no less than that of an excitation control signal used to drive an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage to an on-state.
12. A system of according to claim 11, wherein:
each of the (L-1) switches has a transconductance, and
each outermost switch has a lower transconductance than a transconductance of the innermost switch of the same half branch,
if L>3, each intermediate switch of a half branch has a transconductance that is less than that of an inner next switch connected toward the phase output, and is greater than that of an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage.
13. A system of according to claim 11, wherein if L>3, each intermediate switch of a half branch is driven to an on-state by an excitation control signal that is less in magnitude than that of an excitation control signal used to drive an inner next switch connected toward the phase output to an on-state, and is greater than that of an excitation control signal used to drive an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage to an on-state.
14. A system of according to claim 13, wherein:
each of the (L-1) switches has a transconductance, and
each outermost switch has a lower transconductance than a transconductance of the innermost switch of the same half branch,
if L>3, each intermediate switch of a half branch has a transconductance that is no greater than that of a inner next switch connected toward the phase output, and is no less than that of an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage.
15. A system of according to claim 13, wherein:
each of the (L-1) switches has a transconductance, and
each outermost switch has a lower transconductance than a transconductance of the innermost switch of the same half branch,
if L>3, each intermediate switch of a half branch has a transconductance that is less than that of a inner next switch connected toward the phase output, and is greater than that of an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage.
16. A system according to claim 11, wherein for each half branch, each switch of the (L-1) switches is selected from the group consisting of a insulated gate bipolar transistor (IGBT), a field effect transistor (FET), and a bipolar junction transistor (BJT),
wherein if the (L-1) switches are IGBTs, each excitation control signal is a voltage applied between a gate and an emitter of a respective IGBT,
wherein if the (L-1) switches are FETs, each excitation control signal is a voltage applied between a gate and a source of a respective FET, and
wherein if the (L-1) switches are BJTs, each excitation control signal is a current applied between a base and an emitter of a respective BJT.
17. A system comprising:
a three-phase multiple-level inverter bridge having three branches, each branch providing one phase of the three-phase output for driving an inductive load, the multiple-level inverter bridge having “L” bus voltage levels (L≧3), wherein two of the L levels are a most-negative bus voltage and a most-positive bus voltage, any intermediate bus voltage levels being differentiated from other bus voltage levels by a difference of the most-positive bus voltage and the most-negative bus voltage, divided by (L-1),
each branch comprising two half-branches, a first one-half branch comprising (L-1) switches connected in series between the most-positive bus voltage and the phase output, and a second one-half branch comprising (L-1) switches connected in series between the most-negative bus voltage and the phase output,
each half branch having an outermost switch of the (L-1) switches which is the switch connected to the most-positive bus voltage or the most-negative bus voltage,
each half branch having an innermost switch of the (L-1) switches which is the switch connected to the phase output, and
if L>3, each half branch having (L-3) intermediate switches of the (L-1) switches connected in series between the innermost switch and the outermost switch; and
a plurality of driving circuits configured to drive switches of the inverter bridge, each of the inverter bridge switches having its own driving circuit, and each driving circuit providing an excitation control signal driving the respective switch to an on-state or an off-state;
a plurality of monitoring circuits, each of the inverter bridge switches having its own monitoring circuit monitoring either a voltage across a respective switch in an on-state or a current through a respective switch in an on-state;
a plurality of overload condition detecting circuits, each of the inverter bridge switches having its own overload condition detecting circuit, detecting an overload condition by comparing the monitored voltage or current of the respective switch in the on-state with a threshold level;
a three-phase multiple-level inverter controller, commanding each driving circuit when to output an excitation control signal to drive a respective switch an on-state or an off-state;
wherein each driving circuit providing the excitation control signal to a respective outermost switch, upon detection of an overload condition of the respective outermost switch, automatically drives the respective outermost switch to an off-state, and the overload detecting circuit of the respective outermost switch signals to said three-phase multiple-level inverter controller that the overload condition has been detected,
wherein each overload detecting circuit of a respective innermost switch, upon detection of an overload condition of the respective innermost switch, signals to said three-phase multiple-level inverter controller that the overload condition has been detected, and the driving circuit providing the excitation control signal to the respective innermost switch waits for instructions from said three-phase multiple-level inverter controller as to whether to leave the innermost switch in an on-state or to drive the innermost switch to an off-state.
18. A system according to claim 17, wherein L>3, and
wherein each overload detecting driving circuit of a respective intermediate switch, upon detection of an overload condition of the respective intermediate switch, signals to said three-phase multiple level inverter controller that the overload condition has been detected, and the driving circuit providing the excitation control signal to the respective intermediate switch waits for instructions from said three-phase multiple-level inverter controller as to whether to leave the intermediate switch in an on-state or to drive the intermediate switch to an off-state.
19. A system according to claim 17, wherein L>3,
wherein each driving circuit providing the excitation control signal to a respective intermediate switch, upon detection of an overload condition of the respective intermediate switch, automatically drives the respective intermediate switch to an off-state, and the overload detecting circuit of the respective intermediate switch signals to said three-phase multiple-level inverter controller that the overload condition has been detected,
wherein each outermost switch of a half branch is driven to an on-state by a lower-magnitude excitation control signal than a magnitude of an excitation control signal used to drive an innermost switch of the same half branch to an on-state,
each intermediate switch of a half branch is driven to an on-state by an excitation control signal that is smaller in magnitude than that excitation control signal used to drive an inner next switch connected toward the phase output to an on-state, and is greater in magnitude than that excitation control signal used to drive an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage to an on-state,
each of the (L-1) switches has a transconductance,
each outermost switch has a lower transconductance than a transconductance of the innermost switch of the same half branch, and
each intermediate switch of a half branch has a transconductance that is less than that of a inner next switch connected toward the phase output, and is greater than that of an outer next switch connected toward the most-negative bus voltage or the most-positive bus voltage.
20. A system according to claim 17, wherein each switch of the (L-1) switches of each half branch is selected from the group consisting of a insulated gate bipolar transistor (IGBT), a field effect transistor (FET), a bipolar junction transistor (BJT), silicon controlled rectifier (SCR), insulated gate control thyristor (IGCT), gate turn-off thyristor (GTO), and metal-oxide silicon controlled thyristor (MCT),
wherein if the switches are IGBTs, FETs, or BJTs, each monitoring circuit monitors a voltage across the respective switch in the on-state, and
wherein if the switches are SCRs, IGCTs, GTOs, or MCTs, each monitoring circuit monitors a current through the respective switch in the on-state.
21. A system according to claim 20, wherein if the switches are IGBTs, FETS, or BJTs, said threshold level is a desaturation voltage value per switch, and when the monitored voltage in the on-state is above said threshold level, the switch is considered desaturated, thereby indicating the overload condition.
22. A system according to claim 20, wherein if the switches are SCRs, IGCTs, GTOs, or MCTs, said threshold level is a maximum rated short circuit current (Isc) per switch, and when the monitored current in the on-state is above said threshold level, the switch is considered desaturated, thereby indicating the overload condition.
US10/558,951 2004-04-09 2004-04-09 Inverter bridge short-circuit protection scheme Active 2024-12-23 US7339803B2 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2004/009273 WO2005109590A1 (en) 2004-04-09 2004-04-09 Inverter bridge short-circuit protection scheme

Publications (2)

Publication Number Publication Date
US20060245222A1 true US20060245222A1 (en) 2006-11-02
US7339803B2 US7339803B2 (en) 2008-03-04

Family

ID=35320505

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/558,951 Active 2024-12-23 US7339803B2 (en) 2004-04-09 2004-04-09 Inverter bridge short-circuit protection scheme

Country Status (8)

Country Link
US (1) US7339803B2 (en)
EP (1) EP1735886A4 (en)
JP (1) JP2007533284A (en)
CN (1) CN100530878C (en)
AU (1) AU2004319473B2 (en)
CA (1) CA2562076C (en)
MX (1) MXPA06011544A (en)
WO (1) WO2005109590A1 (en)

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060197491A1 (en) * 2002-07-31 2006-09-07 Geraldo Nojima Low voltage, two-level, six-pulse induction motor controller driving a medium-to-high voltage, three-or-more-level ac drive inverter bridge
US20070249461A1 (en) * 2006-04-20 2007-10-25 Denso Corporation Control system for multiphase rotary electric machine
US20080304189A1 (en) * 2007-06-06 2008-12-11 David Tang Protection for permanent magnet motor control circuits
US20100014325A1 (en) * 2008-07-15 2010-01-21 General Electric Company Ac-ac converter with high frequency link
USRE42200E1 (en) 2006-08-04 2011-03-08 GM Global Technology Operations LLC Fault handling of inverter driven PM motor drives
US20120086372A1 (en) * 2009-04-01 2012-04-12 Robert Bosch Gmbh Electronically commutated electric motor having emergency running properties
US8319458B2 (en) 2010-06-17 2012-11-27 GM Global Technology Operations LLC Vehicular electrical system and method for controlling an inverter during motor deceleration
CN102904217A (en) * 2012-10-12 2013-01-30 深圳市英威腾电气股份有限公司 Diode-clamped three-level insulated gate bipolar translator (IGBT) drive protection circuit, diode-clamped three-level (IGBT) drive module, and diode-clamped three-level topology device
US20130044527A1 (en) * 2011-08-17 2013-02-21 Det International Holding Limited Power conversion system
US8446113B2 (en) 2010-06-17 2013-05-21 GM Global Technology Operations LLC Vehicular electrical system and method for controlling an inverter during motor deceleration
US20150280624A1 (en) * 2014-04-01 2015-10-01 Mitsubishi Electric Corporation Fail-safe apparatus for inverter
US20150349521A1 (en) * 2014-05-30 2015-12-03 Delta Electronics (Shanghai) Co., Ltd. Short- circuit detection device and method used in inverter circuit
US20160365793A1 (en) * 2015-06-12 2016-12-15 Tdk Corporation Switching power supply unit
US20170170715A1 (en) * 2015-12-10 2017-06-15 Rolls-Royce Plc Method of controlling an inverter

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE502005001908D1 (en) * 2004-06-18 2007-12-20 Abb Schweiz Ag PROCESS FOR TREATMENT TREATMENT IN A CONVERTER CIRCUIT FOR SWITCHING THREE VOLTAGE LEVELS
US7737647B2 (en) * 2004-07-05 2010-06-15 Moteurs Leroy-Somer Rectifier and system for controlling the speed of an electric motor
US7812628B2 (en) * 2006-12-13 2010-10-12 Renesas Electronics Corporation Method of on-chip current measurement and semiconductor IC
US7545111B2 (en) * 2006-12-22 2009-06-09 Chrysler Llc Testing inverter driven electric motor shut-off path
JP4757815B2 (en) * 2007-03-05 2011-08-24 本田技研工業株式会社 Electric motor control device and vehicle
JP4240149B1 (en) * 2008-02-14 2009-03-18 トヨタ自動車株式会社 Motor drive device and hybrid drive device
DE102008056536A1 (en) * 2008-11-08 2010-05-12 Converteam Technology Ltd., Rugby Electric inverter
DE102009006970A1 (en) * 2009-02-02 2010-08-05 Siemens Aktiengesellschaft Potential-separated functional test for components
US8385091B2 (en) * 2009-08-20 2013-02-26 Electric IT Corporation 3-phase high-power UPS
WO2013101549A2 (en) 2011-12-29 2013-07-04 General Electric Company Inverter and power system with fuse protection
DE102012217903A1 (en) 2012-10-01 2014-04-03 Semikron Elektronik Gmbh & Co. Kg Power semiconductor circuit for use as multi-level driver circuit in e.g. uninterruptible power supplies, has locking device that locks the respective power semiconductor switches to prevent simultaneously switching-on of switches
CN102946205A (en) * 2012-10-29 2013-02-27 华为技术有限公司 Three-level inverter and power supply equipment
EP2779345B8 (en) * 2013-03-14 2015-06-10 ABB Technology Oy Method for controlling switching branch of active neutral point clamped (ANPC) three-level converter and switching branch for such converter
FR3013919B1 (en) * 2013-11-22 2016-01-08 Continental Automotive France SHORT-CIRCUIT DETECTION IN A SWITCHING STRUCTURE
US10063161B2 (en) * 2016-10-18 2018-08-28 Abb Schweiz Ag Active neutral point clamped converter control system and method

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4730150A (en) * 1985-08-20 1988-03-08 Woo Y. Choi D.C. multi-phase bi-polar brushless motor
US4928042A (en) * 1986-03-22 1990-05-22 Robert Bosch Gmbh Circuit arrangement for operating a multi-phase synchronous motor on a direct-voltage system
US4947100A (en) * 1989-10-16 1990-08-07 Sundstrand Corporation Power conversion system with stepped waveform inverter having prime mover start capability
US5500616A (en) * 1995-01-13 1996-03-19 Ixys Corporation Overvoltage clamp and desaturation detection circuit
US5625545A (en) * 1994-03-01 1997-04-29 Halmar Robicon Group Medium voltage PWM drive and method

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10164854A (en) * 1996-11-27 1998-06-19 Hitachi Ltd Power converter
JPH1132426A (en) * 1997-07-09 1999-02-02 Shinko Electric Co Ltd Protection equipment for inverter
US6101109A (en) 1998-03-23 2000-08-08 Duba; Greg A. Static power converter multilevel phase driver containing power semiconductors and additional power semiconductor to attenuate ripple voltage
US6097582A (en) * 1999-02-12 2000-08-01 Wisconsin Alumni Research Foundation Short circuit protection of IGBTs and other power switching devices
US6519169B1 (en) * 1999-03-29 2003-02-11 Abb Ab Multiphase inverter with series of connected phase legs
US6236580B1 (en) 1999-04-09 2001-05-22 Robicon Corporation Modular multi-level adjustable supply with series connected active inputs
JP3844050B2 (en) * 2001-07-02 2006-11-08 株式会社安川電機 Power converter

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4730150A (en) * 1985-08-20 1988-03-08 Woo Y. Choi D.C. multi-phase bi-polar brushless motor
US4928042A (en) * 1986-03-22 1990-05-22 Robert Bosch Gmbh Circuit arrangement for operating a multi-phase synchronous motor on a direct-voltage system
US4947100A (en) * 1989-10-16 1990-08-07 Sundstrand Corporation Power conversion system with stepped waveform inverter having prime mover start capability
US5625545A (en) * 1994-03-01 1997-04-29 Halmar Robicon Group Medium voltage PWM drive and method
US5500616A (en) * 1995-01-13 1996-03-19 Ixys Corporation Overvoltage clamp and desaturation detection circuit

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060197491A1 (en) * 2002-07-31 2006-09-07 Geraldo Nojima Low voltage, two-level, six-pulse induction motor controller driving a medium-to-high voltage, three-or-more-level ac drive inverter bridge
US7834579B2 (en) * 2002-07-31 2010-11-16 Eaton Corporation Low voltage, two-level, six-pulse induction motor controller driving a medium-to-high voltage, three-or-more-level AC drive inverter bridge
US20070249461A1 (en) * 2006-04-20 2007-10-25 Denso Corporation Control system for multiphase rotary electric machine
US7723938B2 (en) * 2006-04-20 2010-05-25 Denso Coporation Control system for multiphase rotary electric machine
USRE42200E1 (en) 2006-08-04 2011-03-08 GM Global Technology Operations LLC Fault handling of inverter driven PM motor drives
US20080304189A1 (en) * 2007-06-06 2008-12-11 David Tang Protection for permanent magnet motor control circuits
US7652858B2 (en) * 2007-06-06 2010-01-26 Gm Global Technology Operations, Inc. Protection for permanent magnet motor control circuits
US20100014325A1 (en) * 2008-07-15 2010-01-21 General Electric Company Ac-ac converter with high frequency link
US8644037B2 (en) * 2008-07-15 2014-02-04 General Electric Company AC-AC converter with high frequency link
US20120086372A1 (en) * 2009-04-01 2012-04-12 Robert Bosch Gmbh Electronically commutated electric motor having emergency running properties
US8742706B2 (en) * 2009-04-01 2014-06-03 Robert Bosch Gmbh Electronically commutated electric motor having emergency running properties
US8446113B2 (en) 2010-06-17 2013-05-21 GM Global Technology Operations LLC Vehicular electrical system and method for controlling an inverter during motor deceleration
US8319458B2 (en) 2010-06-17 2012-11-27 GM Global Technology Operations LLC Vehicular electrical system and method for controlling an inverter during motor deceleration
US20130044527A1 (en) * 2011-08-17 2013-02-21 Det International Holding Limited Power conversion system
US9344004B2 (en) * 2011-08-17 2016-05-17 Det International Holding Limited Power conversion system
CN102904217A (en) * 2012-10-12 2013-01-30 深圳市英威腾电气股份有限公司 Diode-clamped three-level insulated gate bipolar translator (IGBT) drive protection circuit, diode-clamped three-level (IGBT) drive module, and diode-clamped three-level topology device
US20150280624A1 (en) * 2014-04-01 2015-10-01 Mitsubishi Electric Corporation Fail-safe apparatus for inverter
US9634586B2 (en) * 2014-04-01 2017-04-25 Mitsubishi Electric Corporation Fail-safe apparatus for inverter
US20150349521A1 (en) * 2014-05-30 2015-12-03 Delta Electronics (Shanghai) Co., Ltd. Short- circuit detection device and method used in inverter circuit
US9960592B2 (en) * 2014-05-30 2018-05-01 Delta Electronics (Shanghai) Co., Ltd. Short-circuit detection device and method used in inverter circuit
US20160365793A1 (en) * 2015-06-12 2016-12-15 Tdk Corporation Switching power supply unit
CN106253679A (en) * 2015-06-12 2016-12-21 Tdk株式会社 Switching power unit
US9768699B2 (en) * 2015-06-12 2017-09-19 Tdk Corporation Switching power supply unit
US20170170715A1 (en) * 2015-12-10 2017-06-15 Rolls-Royce Plc Method of controlling an inverter

Also Published As

Publication number Publication date
WO2005109590A1 (en) 2005-11-17
AU2004319473B2 (en) 2009-10-01
EP1735886A1 (en) 2006-12-27
JP2007533284A (en) 2007-11-15
AU2004319473A1 (en) 2005-11-17
EP1735886A4 (en) 2012-11-28
MXPA06011544A (en) 2006-12-15
CA2562076C (en) 2012-10-02
US7339803B2 (en) 2008-03-04
CA2562076A1 (en) 2005-11-17
CN1954470A (en) 2007-04-25
CN100530878C (en) 2009-08-19

Similar Documents

Publication Publication Date Title
US7339803B2 (en) Inverter bridge short-circuit protection scheme
US7110272B2 (en) Inverter bridge controller implementing short-circuit protection scheme
EP3185421B1 (en) Solid state power control
EP3035532B1 (en) Gate drive circuit and method of operating same
US6369543B1 (en) Method for symmetrizing asymmetric faults
US9124270B2 (en) Electric power conversion device and surge voltage suppressing method
WO2019207977A1 (en) Gate drive circuit and gate drive method
JP2000069762A (en) Method and apparatus for protecting high performance power converter
JPH10164854A (en) Power converter
JP2005328668A (en) Drive circuit of self arc-extinguishing semiconductor device
JP2007252020A (en) Power conversion equipment
JP3558324B2 (en) Gate drive device of voltage drive type device
CN111834980A (en) Current breaking device and transistor selection method
JP2004260981A (en) Power converting device and electric machine system utilizing it
JP2004015910A (en) Gate drive circuit
KR20170066860A (en) Apparatus and method of protecting inverter for vehicle
Zhao et al. Design and Performance Assessment of a Digital Gate Driving Solution for Silicon Carbide Power Modules
JPH08116681A (en) Voltage type inverter
JPH05227738A (en) Driving method and circuit for self-arc-extinguishing element, and power converter using that driving circuit
JPS6130916A (en) Transistor circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: SMC ELECTRICAL PRODUCTS, INC., WEST VIRGINIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NOJIMA, GERALDO;REEL/FRAME:015231/0073

Effective date: 20040408

AS Assignment

Owner name: SMC ELECTRICAL PRODUCTS, INC., WEST VIRGINIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NOJIMA, GERALDO;REEL/FRAME:017974/0327

Effective date: 20051116

AS Assignment

Owner name: EATON CORPORATION, OHIO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SMC ELECTRICAL COMPANY, INC.;REEL/FRAME:020109/0202

Effective date: 20070517

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: EATON INTELLIGENT POWER LIMITED, IRELAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:EATON CORPORATION;REEL/FRAME:048855/0626

Effective date: 20171231

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12