US20060186552A1 - High reflectivity p-contacts for group lll-nitride light emitting diodes - Google Patents
High reflectivity p-contacts for group lll-nitride light emitting diodes Download PDFInfo
- Publication number
- US20060186552A1 US20060186552A1 US11/387,157 US38715706A US2006186552A1 US 20060186552 A1 US20060186552 A1 US 20060186552A1 US 38715706 A US38715706 A US 38715706A US 2006186552 A1 US2006186552 A1 US 2006186552A1
- Authority
- US
- United States
- Prior art keywords
- layer
- group iii
- type group
- nitride
- contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/26—Materials of the light emitting region
- H01L33/30—Materials of the light emitting region containing only elements of group III and group V of the periodic system
- H01L33/32—Materials of the light emitting region containing only elements of group III and group V of the periodic system containing nitrogen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/40—Materials therefor
- H01L33/405—Reflective materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05023—Disposition the whole internal layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05169—Platinum [Pt] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05666—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05669—Platinum [Pt] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/06102—Disposition the bonding areas being at different heights
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/1701—Structure
- H01L2224/1703—Bump connectors having different sizes, e.g. different diameters, heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
- H01L2933/0008—Processes
- H01L2933/0016—Processes relating to electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
Definitions
- the following relates to the lighting arts. It especially relates to flip-chip bonded group III-nitride light emitting diodes for lighting applications, and will be described with particular reference thereto. However, the following also finds application in conjunction with other types of group III-nitride light emitting diodes, and in other group III-nitride optoelectronic devices such as vertical cavity surface emitting lasers (VCSELs).
- VCSELs vertical cavity surface emitting lasers
- a light emitting diode with a light-transmissive substrate is bonded “face down” to bonding bumps of a mount, that is, with the epitaxial layers proximate to the mount and the light-transmissive substrate distal from the mount, to make electrical and mechanical connection to the mount.
- the flip-chip arrangement has a number of advantages, including improved thermal heat sinking due to the proximity of the front-side active layers to the heat sinking mount, and elimination of electrode shadowing losses.
- Aluminum has the advantage of being highly reflective; however, aluminum has a low work function and a large contact resistance with respect to p-type gallium nitride.
- a nickel layer is sometimes inserted between the p-type gallium nitride and the aluminum to improve electrical characteristics. While having good electrical characteristics, such nickel/aluminum contacts still exhibit less than ideal reflectance characteristics due to light absorption in the nickel.
- the present invention provides a new p-contact and method for making a p-contact that overcomes the above-referenced problems and others.
- a flip-chip LED device comprises a plurality of group III-nitride semiconductor layers defining a p/n junction and including a top p-type group III-nitride layer, and a p-contact for flip-chip bonding the top p-type group III-nitride layer.
- the p-contact includes an aluminum layer disposed on the top p-type group III-nitride layer, and an interface layer disposed between the aluminum layer and the top p-type group III-nitride layer.
- the interface layer reduces a contact resistance between the aluminum layer and the top p-type group III-nitride layer.
- the interface layer comprises one or more group III-nitride layers.
- a method for forming a p-contact on a top p-type group III-nitride layer of a flip-chip LED device.
- An interface layer is formed on the top p-type group III-nitride layer.
- An aluminum layer is formed on the interface layer. The interface layer reduces a contact resistance between the aluminum layer and the top p-type group III-nitride layer.
- a method for forming a p-contact on a top p-type group III-nitride layer of a flip-chip LED device.
- the top p-type group III-nitride layer is exposed to hydrochloric acid.
- the top p-type group III-nitride layer is exposed to a piranha solution.
- an aluminum layer is disposed on the top p-type group III-nitride layer.
- the application may take form in various components and arrangements of components, and in various process operations and arrangements of process operations.
- the drawings are only for purposes of illustrating preferred embodiments and are not to be construed as limiting the application.
- FIG. 1 shows a cross-sectional view of a flip-chip light emitting diode including an improved p-contact.
- FIG. 2 shows a cross-sectional view of another embodiment of a p-contact which employs a tunnel junction.
- FIG. 3 shows a cross-sectional view of yet another embodiment of a p-contact which employs an interposed p-InGaN layer.
- FIG. 4 compares measurements of brightness of white LEDs fabricated with nickel/aluminum based contacts (left hand side) with white LEDs fabricated from the same epitaxial wafer with aluminum contacts but otherwise similar device fabrication processing (right hand side).
- FIG. 5 compares measurements of the device voltage of white LEDs fabricated with nickel/aluminum based contacts (left hand side) with white LEDs fabricated from the same epitaxial wafer with aluminum contacts but otherwise similar device fabrication processing (right hand side).
- a flip-chip light emitting diode device 10 includes a light emitting diode die 12 mounted in a flip-chip fashion to a mount 14 .
- the light emitting diode die 12 includes a light-transmissive substrate 20 , which is, preferably, a substantially transparent sapphire or silicon carbide substrate.
- a plurality of semiconductor layers 22 are formed on the light-transmissive substrate 20 by metalorganic chemical vapor deposition (also referred to as organometallic vapor phase epitaxy and similar nomenclatures), molecular beam epitaxy, chemical beam epitaxy, or another epitaxial film deposition technique.
- the semiconductor layers 22 are selected from the group III-nitride layers such as GaN layers, AlN layers, InN layers, and ternary and quaternary alloys thereof.
- the substrate is used as an epitaxy template for forming the semiconductor layers 22 and is subsequently thinned or removed in the final device. In such embodiments where the substrate is ultimately thinned or removed, the substrate can be opaque.
- the semiconductor layers 22 define a light emitting structure that emits light when electrically energized.
- the semiconductor layers 22 include an n-type group III-nitride layer 24 , such as an n-type GaN layer or aluminum gallium nitride (AlGaN) layer, an active region 26 , and a top p-type group III-nitride layer 28 , which is typically made of gallium nitride or a aluminum gallium nitride.
- the active region 26 includes a single layer of InN, GaN, In x Ga 1-x N (0 ⁇ x ⁇ 1) or the like.
- the active region 26 includes a plurality of layers defining, for example, a single- or multiple-quantum well or superlattice active region.
- a group III-nitride-based structure typically emits light in the blue to ultraviolet spectral range, with the specific emission spectrum dependent upon the layer compositions, thicknesses, presence of certain impurities, and other features.
- the semiconductor layers 22 include additional layers, such as Al x Ga 1-x N cladding layers, a current-spreading layer, a buffer layer for promoting epitaxial growth, or the like.
- the device die is another type of optoelectronic device, such as a vertical cavity surface emitting laser (VCSEL).
- VCSEL vertical cavity surface emitting laser
- the p-contact 30 is generally a multiple layer stack, including an aluminum layer 32 and a bonding stack 34 .
- the layers 32 , 34 are deposited in a single deposition process or in multiple deposition processes. Substantially any suitable thin film deposition technique or combination of techniques, such as thermal evaporation, electron beam evaporation, sputtering, electroplating, or the like can be employed.
- an n-type contact 36 is defined and the device is optionally protected with a dielectric layer (not shown) having windows through which the electrodes 30 , 36 are exposed.
- the top p-type group III-nitride layer 28 is a p-GaN layer, a p-AlGaN layer, or another relatively large-bandgap group III-nitride material.
- the semiconductor layers 22 are lithographically processed to remove portions of the active region 26 and the top p-type group III-nitride layer 28 to define device mesas, and the contact electrodes 30 , 36 are formed.
- Aluminum has a relatively low work function, and forms a relatively high resistance contact to the top p-type group III-nitride layer 28 .
- a piranha solution is a solution of sulfuric acid, hydrogen peroxide, and optionally deionized water.
- the surface preparation of the top p-type group III-nitride layer 28 includes: (i) a 10 minute exposure to pure hydrochloric acid (HCl) at 50° C. and a rinse in deionized water (DI); followed by (ii) a 2 minute exposure to a 10:1:1 sulfuric acid:hydrogen peroxide:water piranha solution.
- the exposure to the piranha solution is performed at room temperature; however, exothermic reactions during the exposure generally produce some heating.
- the surface of the top p-type group III-nitride layer 28 is again rinsed in DI.
- the HCl/piranha surface preparation of the top p-type group III-nitride layer results in a reduced contact resistance of the p-contact 30 .
- the HCl/piranha processing produces a modification of the surface of the top p-type group III-nitride layer 28 to form an interface layer 40 between the top p-type group III-nitride layer 28 and the aluminum layer 32 which reduces the electrical barrier between the top p-type group III-nitride layer 28 and the subsequently deposited aluminum 32 . It is believed that this modified surface may involve more pure (i.e., less contaminated) surface of the top p-type group III-nitride layer 28 , or may involve a chemical or structural modification of the surface of the top p-type group III-nitride layer 28 .
- the interface layer 40 comprises one or more group III-nitride layers
- those layers may be as thin as a few monolayers, may represent a more clean group III-nitride interface layer than is achieved without the HCl/piranha surface preparation, or may represent a roughened or otherwise structurally modified group III-nitride/aluminum interface layer.
- the bonding stack 34 is preferably a multiple layer metal stack, including an adhesion layer 50 , a diffusion-blocking layer 52 , and a bonding layer 54 .
- the adhesion layer 50 is titanium
- the bonding layer 54 is gold, which provides a good bonding surface for a variety of bonding methods.
- the diffusion-blocking layer 52 is preferably a platinum layer.
- the diffusion-blocking layer 52 is preferably nickel.
- the bonding stack 34 might be a single layer, two layers, or more than three layers, which might include one or more materials such as gold, titanium, nickel, platinum, or other.
- the aluminum layer 32 may provide a good bonding surface, in which cases the bonding stack 34 may be omitted.
- the flip-chip light-emitting diode die 12 is bonded to bonding pads 56 , 58 that laterally align with the contacts 30 , 36 .
- the bonding is performed by one or more solder bumps 60 , 62 , by thermosonic bonding to gold-coated copper bumps, or the like.
- the bonding bump 60 that secures the p-type electrode 30 is an array of bonding bumps laterally distributed to conform to the area of the p-type contact 30 .
- the semiconductor layers 22 include a tunnel junction 66 deposited on the top p-type group III-nitride layer 28 during the growth of the semiconductor layers 22 .
- the tunnel junction includes a degenerately doped p-type group III-nitride layer 68 deposited on the p-type group III-nitride layer 28 and a degenerately doped n-type layer 70 deposited on the degenerately doped p-type group III-nitride layer 68 .
- degenerately doped layers 68 , 70 are preferably gallium nitride layers, although some indium can also be alloyed in to form lower bandgap indium gallium nitride degenerate layers.
- the tunnel junction 66 is preferably thin, such as a few nanometers thickness or less for each degenerate layer 68 , 70 . Hence, some increased light absorption due to indium alloying may be acceptable.
- An n-type group III-nitride layer 72 is deposited on the tunnel junction 66 , and the aluminum layer 32 is formed on the n-type gallium nitride layer 72 .
- the bonding stack 34 is optionally formed on the aluminum layer 32 as before.
- the n-type group III-nitride layer 72 is an n-GaN layer. Alloying aluminum into the n-type group III-nitride layer 72 to form AlGaN reduces optical absorption in the layer, but increases the bandgap which can degrade the quality of the electrical contact. Alloying indium into the n-type group III-nitride layer 72 to form InGaN increases optical absorption in the layer, but advantageously decreases the bandgap which generally improves the quality of the electrical contact.
- the p-contact 30 ′ operates as follows.
- the tunnel junction 66 provides non-rectifying and preferably quasi-ohmic electrical communication between the top p-type group III-nitride layer 28 and the n-type gallium nitride layer 72 .
- the contact resistance between the aluminum layer 32 and the n-type gallium nitride layer 72 is relatively low, and so the overall p-contact 30 ′ exhibits improved electrical characteristics.
- the semiconductor layers 22 include a p-type indium gallium nitride (InGaN) layer 80 deposited on the top p-type group III-nitride layer 28 during the growth of the semiconductor layers 22 .
- the layer 80 is preferably kept thin, such as a few nanometers or tens of nanometers thick.
- the aluminum layer 32 is formed on the p-type InGaN layer 80 .
- the bonding stack 34 is optionally formed on the aluminum layer 32 as before.
- the p-contact 30 ′′ operates as follows.
- the low bandgap InGaN 80 reduces the electrical barrier between the InGaN 80 and the aluminum layer 32 versus direct deposition of the aluminum on gallium nitride.
- the reduced barrier provides more quasi-ohmic electrical communication between the top p-type group III-nitride layer 28 and the aluminum layer 32 , and so the overall p-contact 30 ′′ exhibits improved electrical characteristics.
- the HCl/piranha surface processing is optionally applied prior to forming the aluminum layer 32 , to further improve electrical characteristics of the p-contact.
- white LED lamps having traditional nickel/aluminum based p-contacts are experimentally compared with LED lamps in which the nickel/aluminum based p-contact was replaced with the aluminum based p-contact 30 .
- the devices with nickel/aluminum and aluminum p-contacts were fabricated from dice cleaved from the same epitaxial wafer having blue light-emitting epitaxial layers, using identical fabrication processes except for the p-contact fabrication. The dice were similarly mounted, epoxy-encapsulated, and phosphorized using a yellow phosphor that converts some of the blue electroluminescence into yellow light to approximate white light.
- the brightness of the white LED was increased by 50% by replacing the nickel/aluminum p-contact with the aluminum p-contact.
- the HCl/piranha surface processing limits the increase in the device forward voltage due to electrical resistance to about 0.3V.
- the luminous efficiency (output lumens/input electrical power) increased on average by 34%.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Led Devices (AREA)
- Led Device Packages (AREA)
Abstract
A flip-chip LED device (10) includes a plurality of group III-nitride semiconductor layers (22) defining a p/n junction and including a top p-type group III-nitride layer (28), and a p-contact (30, 30′, 30″) for flip-chip bonding the top p-type group III-nitride layer. The p-contact includes an aluminum layer (32) disposed on the top p-type group III-nitride layer (28), and an interface layer (40, 66, 72, 80) disposed between the aluminum layer and the top p-type group III-nitride layer. The interface layer reduces a contact resistance between the aluminum layer (32) and the top p-type group III-nitride layer (28). The interface layer comprises one or more group III-nitride layers.
Description
- This application is a divisional of prior application Ser. No. 10/819,740, filed Apr. 7, 2004. Prior application Ser. No. 10/819,740 is incorporated herein by reference in its entirety.
- The following relates to the lighting arts. It especially relates to flip-chip bonded group III-nitride light emitting diodes for lighting applications, and will be described with particular reference thereto. However, the following also finds application in conjunction with other types of group III-nitride light emitting diodes, and in other group III-nitride optoelectronic devices such as vertical cavity surface emitting lasers (VCSELs).
- In the flip-chip mounting configuration, a light emitting diode with a light-transmissive substrate is bonded “face down” to bonding bumps of a mount, that is, with the epitaxial layers proximate to the mount and the light-transmissive substrate distal from the mount, to make electrical and mechanical connection to the mount. The flip-chip arrangement has a number of advantages, including improved thermal heat sinking due to the proximity of the front-side active layers to the heat sinking mount, and elimination of electrode shadowing losses.
- In the case of group III-nitride light emitting devices, formation of an economical and robust p-type electrode that has good electrical and reflection properties is difficult. Aluminum has the advantage of being highly reflective; however, aluminum has a low work function and a large contact resistance with respect to p-type gallium nitride.
- A nickel layer is sometimes inserted between the p-type gallium nitride and the aluminum to improve electrical characteristics. While having good electrical characteristics, such nickel/aluminum contacts still exhibit less than ideal reflectance characteristics due to light absorption in the nickel.
- It is also known to employ silver in contacting p-type gallium nitride. However, silver is more expensive, and exhibits poor adhesion to p-type gallium nitride. Moreover, silver migration can occur-under certain operating conditions. The migrating silver can short the p/n junction, causing catastrophic failure of the device.
- The present invention provides a new p-contact and method for making a p-contact that overcomes the above-referenced problems and others.
- In accordance with one aspect of the present application, a flip-chip LED device comprises a plurality of group III-nitride semiconductor layers defining a p/n junction and including a top p-type group III-nitride layer, and a p-contact for flip-chip bonding the top p-type group III-nitride layer. The p-contact includes an aluminum layer disposed on the top p-type group III-nitride layer, and an interface layer disposed between the aluminum layer and the top p-type group III-nitride layer. The interface layer reduces a contact resistance between the aluminum layer and the top p-type group III-nitride layer. The interface layer comprises one or more group III-nitride layers.
- In accordance with another aspect of the present application, a method is provided for forming a p-contact on a top p-type group III-nitride layer of a flip-chip LED device. An interface layer is formed on the top p-type group III-nitride layer. An aluminum layer is formed on the interface layer. The interface layer reduces a contact resistance between the aluminum layer and the top p-type group III-nitride layer.
- In accordance with yet another aspect of the present application, a method is provided for forming a p-contact on a top p-type group III-nitride layer of a flip-chip LED device. The top p-type group III-nitride layer is exposed to hydrochloric acid. Subsequent to the exposing to hydrochloric acid, the top p-type group III-nitride layer is exposed to a piranha solution. Subsequent to the exposing to the piranha solution, an aluminum layer is disposed on the top p-type group III-nitride layer.
- Numerous advantages and benefits of the present application will become apparent to those of ordinary skill in the art upon reading and understanding the present specification.
- The application may take form in various components and arrangements of components, and in various process operations and arrangements of process operations. The drawings are only for purposes of illustrating preferred embodiments and are not to be construed as limiting the application.
-
FIG. 1 shows a cross-sectional view of a flip-chip light emitting diode including an improved p-contact. -
FIG. 2 shows a cross-sectional view of another embodiment of a p-contact which employs a tunnel junction. -
FIG. 3 shows a cross-sectional view of yet another embodiment of a p-contact which employs an interposed p-InGaN layer. -
FIG. 4 compares measurements of brightness of white LEDs fabricated with nickel/aluminum based contacts (left hand side) with white LEDs fabricated from the same epitaxial wafer with aluminum contacts but otherwise similar device fabrication processing (right hand side). -
FIG. 5 compares measurements of the device voltage of white LEDs fabricated with nickel/aluminum based contacts (left hand side) with white LEDs fabricated from the same epitaxial wafer with aluminum contacts but otherwise similar device fabrication processing (right hand side). - With reference to
FIG. 1 , a flip-chip lightemitting diode device 10 includes a light emitting diode die 12 mounted in a flip-chip fashion to amount 14. The light emitting diode die 12 includes a light-transmissive substrate 20, which is, preferably, a substantially transparent sapphire or silicon carbide substrate. A plurality ofsemiconductor layers 22 are formed on the light-transmissive substrate 20 by metalorganic chemical vapor deposition (also referred to as organometallic vapor phase epitaxy and similar nomenclatures), molecular beam epitaxy, chemical beam epitaxy, or another epitaxial film deposition technique. Thesemiconductor layers 22 are selected from the group III-nitride layers such as GaN layers, AlN layers, InN layers, and ternary and quaternary alloys thereof. In some embodiments, the substrate is used as an epitaxy template for forming thesemiconductor layers 22 and is subsequently thinned or removed in the final device. In such embodiments where the substrate is ultimately thinned or removed, the substrate can be opaque. - The
semiconductor layers 22 define a light emitting structure that emits light when electrically energized. Typically, thesemiconductor layers 22 include an n-type group III-nitride layer 24, such as an n-type GaN layer or aluminum gallium nitride (AlGaN) layer, anactive region 26, and a top p-type group III-nitride layer 28, which is typically made of gallium nitride or a aluminum gallium nitride. Preferably, theactive region 26 includes a single layer of InN, GaN, InxGa1-xN (0<x<1) or the like. Optionally, theactive region 26 includes a plurality of layers defining, for example, a single- or multiple-quantum well or superlattice active region. A group III-nitride-based structure typically emits light in the blue to ultraviolet spectral range, with the specific emission spectrum dependent upon the layer compositions, thicknesses, presence of certain impurities, and other features. Optionally, thesemiconductor layers 22 include additional layers, such as AlxGa1-xN cladding layers, a current-spreading layer, a buffer layer for promoting epitaxial growth, or the like. Optionally, the device die is another type of optoelectronic device, such as a vertical cavity surface emitting laser (VCSEL). - With continuing reference to
FIG. 1 , at least one p-electrode or p-contact 30 is formed on the top p-type group III-nitride layer 28. The p-contact 30 is generally a multiple layer stack, including analuminum layer 32 and abonding stack 34. Thelayers type contact 36 is defined and the device is optionally protected with a dielectric layer (not shown) having windows through which theelectrodes - Typically, the top p-type group III-
nitride layer 28 is a p-GaN layer, a p-AlGaN layer, or another relatively large-bandgap group III-nitride material. In one fabrication process, thesemiconductor layers 22 are lithographically processed to remove portions of theactive region 26 and the top p-type group III-nitride layer 28 to define device mesas, and thecontact electrodes nitride layer 28. - The inventor has found that a surface preparation process involving exposure to hydrochloric acid (HCl) followed by exposure to a piranha solution reduces the high resistance of the aluminum/p-group III-nitride. A piranha solution is a solution of sulfuric acid, hydrogen peroxide, and optionally deionized water. In one specific embodiment, the surface preparation of the top p-type group III-
nitride layer 28 includes: (i) a 10 minute exposure to pure hydrochloric acid (HCl) at 50° C. and a rinse in deionized water (DI); followed by (ii) a 2 minute exposure to a 10:1:1 sulfuric acid:hydrogen peroxide:water piranha solution. The exposure to the piranha solution is performed at room temperature; however, exothermic reactions during the exposure generally produce some heating. After exposure to the piranha solution, the surface of the top p-type group III-nitride layer 28 is again rinsed in DI. The HCl/piranha surface preparation of the top p-type group III-nitride layer results in a reduced contact resistance of the p-contact 30. - Without limiting the invention to any particular scientific theory of operation, it is believed that the HCl/piranha processing produces a modification of the surface of the top p-type group III-
nitride layer 28 to form aninterface layer 40 between the top p-type group III-nitride layer 28 and thealuminum layer 32 which reduces the electrical barrier between the top p-type group III-nitride layer 28 and the subsequently depositedaluminum 32. It is believed that this modified surface may involve more pure (i.e., less contaminated) surface of the top p-type group III-nitride layer 28, or may involve a chemical or structural modification of the surface of the top p-type group III-nitride layer 28. It is to be appreciated that while theinterface layer 40 comprises one or more group III-nitride layers, those layers may be as thin as a few monolayers, may represent a more clean group III-nitride interface layer than is achieved without the HCl/piranha surface preparation, or may represent a roughened or otherwise structurally modified group III-nitride/aluminum interface layer. - With continuing reference to
FIG. 1 , thebonding stack 34 is preferably a multiple layer metal stack, including anadhesion layer 50, a diffusion-blockinglayer 52, and abonding layer 54. In one embodiment, theadhesion layer 50 is titanium, while thebonding layer 54 is gold, which provides a good bonding surface for a variety of bonding methods. For thermosonic bonding, thermocompression bonding, or the like, the diffusion-blockinglayer 52 is preferably a platinum layer. For solder bonding, the diffusion-blockinglayer 52 is preferably nickel. Of course, it is also contemplated that thebonding stack 34 might be a single layer, two layers, or more than three layers, which might include one or more materials such as gold, titanium, nickel, platinum, or other. Moreover, for certain types of bonding thealuminum layer 32 may provide a good bonding surface, in which cases thebonding stack 34 may be omitted. - The flip-chip light-emitting diode die 12 is bonded to
bonding pads contacts bonding bump 60 that secures the p-type electrode 30 is an array of bonding bumps laterally distributed to conform to the area of the p-type contact 30. - With reference to
FIG. 2 , in another embodiment of the p-contact 30′, the semiconductor layers 22 include atunnel junction 66 deposited on the top p-type group III-nitride layer 28 during the growth of the semiconductor layers 22. The tunnel junction includes a degenerately doped p-type group III-nitride layer 68 deposited on the p-type group III-nitride layer 28 and a degenerately doped n-type layer 70 deposited on the degenerately doped p-type group III-nitride layer 68. These degenerately doped layers 68, 70 are preferably gallium nitride layers, although some indium can also be alloyed in to form lower bandgap indium gallium nitride degenerate layers. To promote tunneling, thetunnel junction 66 is preferably thin, such as a few nanometers thickness or less for eachdegenerate layer nitride layer 72 is deposited on thetunnel junction 66, and thealuminum layer 32 is formed on the n-typegallium nitride layer 72. Thebonding stack 34 is optionally formed on thealuminum layer 32 as before. Typically, the n-type group III-nitride layer 72 is an n-GaN layer. Alloying aluminum into the n-type group III-nitride layer 72 to form AlGaN reduces optical absorption in the layer, but increases the bandgap which can degrade the quality of the electrical contact. Alloying indium into the n-type group III-nitride layer 72 to form InGaN increases optical absorption in the layer, but advantageously decreases the bandgap which generally improves the quality of the electrical contact. - The p-
contact 30′ operates as follows. Thetunnel junction 66 provides non-rectifying and preferably quasi-ohmic electrical communication between the top p-type group III-nitride layer 28 and the n-typegallium nitride layer 72. As a consequence of the low work function of aluminum, the contact resistance between thealuminum layer 32 and the n-typegallium nitride layer 72 is relatively low, and so the overall p-contact 30′ exhibits improved electrical characteristics. - With reference to
FIG. 3 , in yet another embodiment of the p-contact 30″, the semiconductor layers 22 include a p-type indium gallium nitride (InGaN)layer 80 deposited on the top p-type group III-nitride layer 28 during the growth of the semiconductor layers 22. To minimize light absorption in the lower bandgap p-type InGaN layer 80, thelayer 80 is preferably kept thin, such as a few nanometers or tens of nanometers thick. Thealuminum layer 32 is formed on the p-type InGaN layer 80. Thebonding stack 34 is optionally formed on thealuminum layer 32 as before. - The p-
contact 30″ operates as follows. Thelow bandgap InGaN 80 reduces the electrical barrier between theInGaN 80 and thealuminum layer 32 versus direct deposition of the aluminum on gallium nitride. The reduced barrier provides more quasi-ohmic electrical communication between the top p-type group III-nitride layer 28 and thealuminum layer 32, and so the overall p-contact 30″ exhibits improved electrical characteristics. - In either p-
contact 30′, 30″, the HCl/piranha surface processing is optionally applied prior to forming thealuminum layer 32, to further improve electrical characteristics of the p-contact. - With reference to
FIGS. 4-5 , white LED lamps having traditional nickel/aluminum based p-contacts are experimentally compared with LED lamps in which the nickel/aluminum based p-contact was replaced with the aluminum based p-contact 30. The devices with nickel/aluminum and aluminum p-contacts were fabricated from dice cleaved from the same epitaxial wafer having blue light-emitting epitaxial layers, using identical fabrication processes except for the p-contact fabrication. The dice were similarly mounted, epoxy-encapsulated, and phosphorized using a yellow phosphor that converts some of the blue electroluminescence into yellow light to approximate white light. - As shown in
FIG. 4 , the brightness of the white LED was increased by 50% by replacing the nickel/aluminum p-contact with the aluminum p-contact. As shown inFIG. 5 , the HCl/piranha surface processing limits the increase in the device forward voltage due to electrical resistance to about 0.3V. Overall, the luminous efficiency (output lumens/input electrical power) increased on average by 34%. - The preferred embodiments have been described. Obviously, modifications and alterations will occur to others upon reading and understanding the preceding detailed description. It is intended that the application be construed as including all such modifications and alterations insofar as they come within the scope of the appended claims or the equivalents thereof.
Claims (8)
1. A flip-chip LED device comprising:
a plurality of group III-nitride semiconductor layers defining a p/n junction and including a top p-type group III-nitride layer; and
a p-contact for flip-chip bonding the top p-type group III-nitride layer, the p-contact including:
an aluminum layer disposed on the top p-type group III-nitride layer, and
an interface layer disposed between the aluminum layer and the top p-type group III-nitride layer and reducing a contact resistance therebetween, the interface layer comprising one or more group III-nitride layers.
2. The flip-chip LED device as set forth in claim 1 , wherein the p-contact further comprises:
a bonding stack including at least one layer disposed adjacent to the aluminum layer, the bonding stack being adapted for flip-chip bonding the flip-chip LED device to an associated bonding pad.
3. The flip-chip LED device as set forth in claim 1 , wherein the interface layer of the p-contact is formed by a process comprising:
exposing the top p-type group III-nitride layer to hydrochloric acid; and
subsequent to the exposing to hydrochloric acid, exposing the top p-type group III-nitride layer to a piranha solution.
4. The flip-chip LED device as set forth in claim 1 , wherein the top p-type group III-nitride layer is a p-GaN layer, and the interface layer of the p-contact comprises:
a p-InGaN layer.
5. The flip-chip LED device as set forth in claim 1 , wherein the interface layer of the p-contact comprises:
a tunnel junction.
6. The flip-chip LED device as set forth in claim 5 , wherein the interface layer of the p-contact further comprises:
an n-type group III-nitride layer disposed between the tunnel junction and the aluminum layer of the p-contact.
7. The flip-chip LED device as set forth in claim 1 , wherein the interface layer of the p-contact comprises:
a degenerately doped p-type group III-nitride layer adjacent the top p-type group III-nitride layer; and
a degenerately doped n-type group III-nitride layer adjacent the degenerately doped p-type group III-nitride layer.
8. The flip-chip LED device as set forth in claim 7 , wherein the interface layer of the p-contact further comprises:
an n-type group III-nitride layer adjacent the degenerately doped n-type group III-nitride layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/387,157 US20060186552A1 (en) | 2004-04-07 | 2006-03-23 | High reflectivity p-contacts for group lll-nitride light emitting diodes |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/819,740 US7022550B2 (en) | 2004-04-07 | 2004-04-07 | Methods for forming aluminum-containing p-contacts for group III-nitride light emitting diodes |
US11/387,157 US20060186552A1 (en) | 2004-04-07 | 2006-03-23 | High reflectivity p-contacts for group lll-nitride light emitting diodes |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/819,740 Division US7022550B2 (en) | 2004-04-07 | 2004-04-07 | Methods for forming aluminum-containing p-contacts for group III-nitride light emitting diodes |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060186552A1 true US20060186552A1 (en) | 2006-08-24 |
Family
ID=35059784
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/819,740 Expired - Lifetime US7022550B2 (en) | 2004-04-07 | 2004-04-07 | Methods for forming aluminum-containing p-contacts for group III-nitride light emitting diodes |
US11/387,157 Abandoned US20060186552A1 (en) | 2004-04-07 | 2006-03-23 | High reflectivity p-contacts for group lll-nitride light emitting diodes |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/819,740 Expired - Lifetime US7022550B2 (en) | 2004-04-07 | 2004-04-07 | Methods for forming aluminum-containing p-contacts for group III-nitride light emitting diodes |
Country Status (3)
Country | Link |
---|---|
US (2) | US7022550B2 (en) |
TW (1) | TWI449201B (en) |
WO (1) | WO2005101498A2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9184346B2 (en) | 2011-12-12 | 2015-11-10 | Sensor Electronic Technology, Inc. | Ultraviolet reflective contact |
US9287449B2 (en) | 2013-01-09 | 2016-03-15 | Sensor Electronic Technology, Inc. | Ultraviolet reflective rough adhesive contact |
US9768357B2 (en) | 2013-01-09 | 2017-09-19 | Sensor Electronic Technology, Inc. | Ultraviolet reflective rough adhesive contact |
US9818912B2 (en) | 2011-12-12 | 2017-11-14 | Sensor Electronic Technology, Inc. | Ultraviolet reflective contact |
US10276749B2 (en) | 2013-01-09 | 2019-04-30 | Sensor Electronic Technology, Inc. | Ultraviolet reflective rough adhesive contact |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7227192B2 (en) * | 2004-03-31 | 2007-06-05 | Tekcove Co., Ltd | Light-emitting device and manufacturing process of the light-emitting device |
US20050247944A1 (en) * | 2004-05-05 | 2005-11-10 | Haque Ashim S | Semiconductor light emitting device with flexible substrate |
JP2006024829A (en) * | 2004-07-09 | 2006-01-26 | Toshiba Corp | Semiconductor device and its manufacturing method |
TWI257714B (en) * | 2004-10-20 | 2006-07-01 | Arima Optoelectronics Corp | Light-emitting device using multilayer composite metal plated layer as flip-chip electrode |
US20070015300A1 (en) * | 2005-07-15 | 2007-01-18 | Yu-Chuan Liu | Method for fabricating a light-emitting device |
DE102006015788A1 (en) | 2006-01-27 | 2007-09-13 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor chip |
US7476606B2 (en) * | 2006-03-28 | 2009-01-13 | Northrop Grumman Corporation | Eutectic bonding of ultrathin semiconductors |
JP5306589B2 (en) * | 2006-11-17 | 2013-10-02 | シャープ株式会社 | Semiconductor light emitting device and manufacturing method thereof |
US20090173956A1 (en) | 2007-12-14 | 2009-07-09 | Philips Lumileds Lighting Company, Llc | Contact for a semiconductor light emitting device |
SI2771031T1 (en) | 2011-10-28 | 2018-08-31 | Prothena Biosciences Limited | Humanized antibodies that recognize alpha-synuclein |
JP6936574B2 (en) * | 2016-12-07 | 2021-09-15 | 日機装株式会社 | Optical semiconductor device |
JP6972665B2 (en) * | 2017-05-31 | 2021-11-24 | セイコーエプソン株式会社 | Light emitting device, projector, and manufacturing method of light emitting device |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6194743B1 (en) * | 1997-12-15 | 2001-02-27 | Agilent Technologies, Inc. | Nitride semiconductor light emitting device having a silver p-contact |
US6239490B1 (en) * | 1997-02-14 | 2001-05-29 | Agilent Technologies, Inc. | P-contact for a Group III-nitride semiconductor device and method of making same |
US20020070386A1 (en) * | 1999-12-22 | 2002-06-13 | Krames Michael R. | III-nitride light-emitting device with increased light generating capability |
US6445011B1 (en) * | 1999-01-29 | 2002-09-03 | Toyoda Gosei Co., Ltd. | Light-emitting diode |
US20030010986A1 (en) * | 2001-07-12 | 2003-01-16 | Ming-Der Lin | Light emitting semiconductor device with a surface-mounted and flip-chip package structure |
US6573537B1 (en) * | 1999-12-22 | 2003-06-03 | Lumileds Lighting, U.S., Llc | Highly reflective ohmic contacts to III-nitride flip-chip LEDs |
US20040201110A1 (en) * | 2003-04-09 | 2004-10-14 | Emcore Corporation | Flip-chip light emitting diode with indium-tin-oxide based reflecting contacts |
US6812502B1 (en) * | 1999-11-04 | 2004-11-02 | Uni Light Technology Incorporation | Flip-chip light-emitting device |
US6822991B2 (en) * | 2002-09-30 | 2004-11-23 | Lumileds Lighting U.S., Llc | Light emitting devices including tunnel junctions |
US6847057B1 (en) * | 2003-08-01 | 2005-01-25 | Lumileds Lighting U.S., Llc | Semiconductor light emitting devices |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6992334B1 (en) | 1999-12-22 | 2006-01-31 | Lumileds Lighting U.S., Llc | Multi-layer highly reflective ohmic contacts for semiconductor devices |
TW502438B (en) * | 2001-07-23 | 2002-09-11 | Uni Light Technology Inc | Semiconductor device with ohmic contact and method for producing the same |
TW573330B (en) * | 2002-03-21 | 2004-01-21 | Highlink Technology Corp | A light-emitting semiconductor device with a flip-chip package structure |
-
2004
- 2004-04-07 US US10/819,740 patent/US7022550B2/en not_active Expired - Lifetime
-
2005
- 2005-04-07 WO PCT/US2005/011967 patent/WO2005101498A2/en active Application Filing
- 2005-04-07 TW TW094111006A patent/TWI449201B/en not_active IP Right Cessation
-
2006
- 2006-03-23 US US11/387,157 patent/US20060186552A1/en not_active Abandoned
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6239490B1 (en) * | 1997-02-14 | 2001-05-29 | Agilent Technologies, Inc. | P-contact for a Group III-nitride semiconductor device and method of making same |
US6194743B1 (en) * | 1997-12-15 | 2001-02-27 | Agilent Technologies, Inc. | Nitride semiconductor light emitting device having a silver p-contact |
US6445011B1 (en) * | 1999-01-29 | 2002-09-03 | Toyoda Gosei Co., Ltd. | Light-emitting diode |
US6812502B1 (en) * | 1999-11-04 | 2004-11-02 | Uni Light Technology Incorporation | Flip-chip light-emitting device |
US20020070386A1 (en) * | 1999-12-22 | 2002-06-13 | Krames Michael R. | III-nitride light-emitting device with increased light generating capability |
US6486499B1 (en) * | 1999-12-22 | 2002-11-26 | Lumileds Lighting U.S., Llc | III-nitride light-emitting device with increased light generating capability |
US6521914B2 (en) * | 1999-12-22 | 2003-02-18 | Lumileds Lighting, U.S., Llc | III-Nitride Light-emitting device with increased light generating capability |
US6573537B1 (en) * | 1999-12-22 | 2003-06-03 | Lumileds Lighting, U.S., Llc | Highly reflective ohmic contacts to III-nitride flip-chip LEDs |
US20030010986A1 (en) * | 2001-07-12 | 2003-01-16 | Ming-Der Lin | Light emitting semiconductor device with a surface-mounted and flip-chip package structure |
US6822991B2 (en) * | 2002-09-30 | 2004-11-23 | Lumileds Lighting U.S., Llc | Light emitting devices including tunnel junctions |
US20040201110A1 (en) * | 2003-04-09 | 2004-10-14 | Emcore Corporation | Flip-chip light emitting diode with indium-tin-oxide based reflecting contacts |
US6847057B1 (en) * | 2003-08-01 | 2005-01-25 | Lumileds Lighting U.S., Llc | Semiconductor light emitting devices |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9184346B2 (en) | 2011-12-12 | 2015-11-10 | Sensor Electronic Technology, Inc. | Ultraviolet reflective contact |
US9818912B2 (en) | 2011-12-12 | 2017-11-14 | Sensor Electronic Technology, Inc. | Ultraviolet reflective contact |
US9287449B2 (en) | 2013-01-09 | 2016-03-15 | Sensor Electronic Technology, Inc. | Ultraviolet reflective rough adhesive contact |
US9768357B2 (en) | 2013-01-09 | 2017-09-19 | Sensor Electronic Technology, Inc. | Ultraviolet reflective rough adhesive contact |
US10276749B2 (en) | 2013-01-09 | 2019-04-30 | Sensor Electronic Technology, Inc. | Ultraviolet reflective rough adhesive contact |
Also Published As
Publication number | Publication date |
---|---|
US7022550B2 (en) | 2006-04-04 |
TW200601592A (en) | 2006-01-01 |
WO2005101498A2 (en) | 2005-10-27 |
TWI449201B (en) | 2014-08-11 |
WO2005101498A3 (en) | 2006-04-27 |
US20050224990A1 (en) | 2005-10-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060186552A1 (en) | High reflectivity p-contacts for group lll-nitride light emitting diodes | |
US7141828B2 (en) | Flip-chip light emitting diode with a thermally stable multiple layer reflective p-type contact | |
US7358539B2 (en) | Flip-chip light emitting diode with indium-tin-oxide based reflecting contacts | |
JP5189734B2 (en) | Nitride semiconductor light emitting device | |
KR20080065666A (en) | Nitride semiconductor light emitting element and method for producing nitride semiconductor light emitting element | |
US20060022209A1 (en) | Light emitting devices having a reflective bond pad and methods of fabricating light emitting devices having reflective bond pads | |
JP2004079972A (en) | Surface-emitting type light emitting element | |
JP5608589B2 (en) | Semiconductor light emitting device and method for manufacturing semiconductor light emitting device | |
TWI426626B (en) | Light-emitting diode, light-emitting-lamp and lighting device | |
EP2257998B1 (en) | Semiconductor light-emitting device with a highly reflective ohmic-electrode and method for fabrication thereof | |
KR100648812B1 (en) | Galium-nitride light emitting diode and method of fabricating the same | |
KR101032987B1 (en) | Semiconductor light emitting device | |
KR101534846B1 (en) | fabrication of vertical structured light emitting diodes using group 3 nitride-based semiconductors and its related methods | |
KR101510382B1 (en) | fabrication of vertical structured light emitting diodes using group 3 nitride-based semiconductors and its related methods | |
KR101459770B1 (en) | group 3 nitride-based semiconductor devices | |
JP4918245B2 (en) | Light emitting diode and manufacturing method thereof | |
KR101124470B1 (en) | Semiconductor light emitting device | |
KR101929678B1 (en) | Filp type white GaN based light emitting diode with AlGaInP yellow light compensation region and a manufacturing method thereof | |
TWI433356B (en) | Light emitting diode and light emitting diode lamp | |
US20240113257A1 (en) | Light-emitting diode and light-emitting device | |
KR101147715B1 (en) | Semiconductor light emitting device | |
KR20090115830A (en) | Fabrication of vertical structured light emitting diodes using group 3 nitride-based semiconductors and its related methods | |
KR20090113349A (en) | Group 3 nitride-based semiconductor light emitting diodes and methods to fabricate them | |
KR20090115319A (en) | Group 3 nitride-based semiconductor devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |