US20060163688A1 - Multiple layer structure for substrate noise isolation - Google Patents
Multiple layer structure for substrate noise isolation Download PDFInfo
- Publication number
- US20060163688A1 US20060163688A1 US10/905,934 US90593405A US2006163688A1 US 20060163688 A1 US20060163688 A1 US 20060163688A1 US 90593405 A US90593405 A US 90593405A US 2006163688 A1 US2006163688 A1 US 2006163688A1
- Authority
- US
- United States
- Prior art keywords
- trench
- layer
- heavily doped
- protected area
- insulative
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- the present invention relates generally to semiconductor structures, and more particularly, to a method of forming a structure for noise isolation, and the structure so formed.
- the present invention provides a method of forming semiconductor structures, and the structures so formed, that solve the above-stated and other problems.
- a first aspect of the invention provides a method of forming a semiconductor structure, comprising: providing a substrate having a buried insulative layer; depositing a heavily doped layer within the substrate beneath the buried insulative layer; forming a first trench within the substrate around a protected area; filling the first trench with an insulative material, wherein the first trench filled with the insulative material and the buried insulative layer combine to form a high impedance noise isolation that surrounds the protected area on all sides except one side of the protected area; forming a second trench within the substrate around the first trench; and filling the second trench with a conductive material, wherein the second trench filled with the conductive material and the heavily doped layer combine to form a low impedance ground path that surrounds the high impedance noise isolation and the protected area on all sides except one side of the high impedance noise isolation.
- a second aspect of the invention provides a method of forming a semiconductor structure, comprising: providing a substrate having a protected area within the substrate; and forming a noise reduction isolation within the substrate, wherein the noise reduction isolation surrounds the protected area on all sides except one side of the protected area.
- a third aspect of the invention provides a semiconductor structure, comprising: a noise reduction isolation formed within a substrate, wherein the noise reduction isolation surrounds a protected area on all sides except one side of the protected area.
- FIG. 1 depicts a cross-sectional view of a structure comprising a silicon-on-insulator (SOI) substrate, in accordance with embodiments of the present invention
- FIG. 2 depicts the structure of FIG. 1 having a heavily doped layer formed within the SOI
- FIG. 3 depicts the structure of FIG. 2 following formation of a first trench
- FIG. 4 depicts a top view of the structure of FIG. 3 following formation of the first trench
- FIG. 5 depicts the structure of FIG. 3 following deposition of an insulative material
- FIG. 6 depicts the structure of FIG. 5 following formation of a second trench
- FIG. 7 depicts a top view of the structure of FIG. 6 following formation of the second trench
- FIG. 8 depicts the structure of FIG. 6 following deposition of a conductive material
- FIG. 9 depicts a cross-sectional view of a structure comprising a silicon-on-insulator (SOI) substrate, in accordance with a second embodiment of the present invention.
- SOI silicon-on-insulator
- FIG. 10 depicts the structure of FIG. 9 following formation of two heavily doped layers within the SOI
- FIG. 11 depicts the structure of FIG. 10 following formation of a first trench
- FIG. 12 depicts a top view of the structure of FIG. 11 following formation of the first trench
- FIG. 13 depicts the structure of FIG. 12 following deposition of an insulative material
- FIG. 14 depicts the structure of FIG. 13 following formation of a second trench
- FIG. 15 depicts the structure of FIG. 14 following deposition of a heavily doped material
- FIG. 16 depicts a top view of the structure of FIG. 15 following deposition of the heavily doped material
- FIG. 17 depicts the structure of FIG. 15 following formation of a third trench
- FIG. 18 depicts the structure of FIG. 17 , following deposition of an insulative material
- FIG. 19 depicts a top view of the structure of FIG. 18 following deposition of the insulative material
- FIG. 20 depicts the structure of FIG. 18 following formation of a fourth trench
- FIG. 21 depicts the structure of FIG. 20 following deposition of a heavily doped material
- FIG. 22 depicts a top view of the structure of FIG. 21 following deposition of the heavily doped material
- FIG. 23 depicts the structure of FIG. 22 following formation of a fifth trench
- FIG. 24 depicts the structure of FIG. 23 , following deposition of an insulative material
- FIG. 25 depicts a top view of the structure of FIG. 24 following deposition of the insulative material
- FIG. 26 depicts a cross-sectional view of a structure comprising a silicon-on-insulator (SOI) structure, having two buried oxide layers and a heavily doped layer in accordance with a third embodiment of the present invention
- FIG. 27 depicts the structure of FIG. 26 following formation of a first trench
- FIG. 28 depicts the structure of FIG. 27 following deposition of a heavily doped material
- FIG. 29 depicts a top view of the structure of FIG. 28 following deposition of the heavily doped material
- FIG. 30 depicts the structure of FIG. 28 following formation of a second trench
- FIG. 31 depicts the structure of FIG. 30 following deposition of an insulative material
- FIG. 32 depicts a top view of the structure of FIG. 31 following deposition of the insulative material.
- FIG. 1 depicts a semiconductor structure 10 comprising an SOI (silicon-on-insulator) substrate.
- the SOI 10 comprises a semi-conductive substrate 12 , such as silicon (p type or n type), etc., a buried oxide layer 14 , such as silicon dioxide, and an upper semi-conductive layer 16 above the buried oxide layer 14 , that may comprise the same material as the substrate 12 .
- the buried oxide layer 14 may be formed having a thickness in the range of about 30-200 nm.
- the upper semi-conductive layer 16 may be formed having a thickness in the range of about 30-100 nm.
- the SOI 10 may be formed using a method known as SIMOX (silicon implanted oxygen), wherein oxygen ions are implanted into the substrate 12 , followed by a high temperature annealing process to form a buried oxide layer 14 , e.g., silicon dioxide (SiO 2 ), beneath an upper semi-conductive layer 16 of the substrate.
- SIMOX silicon implanted oxygen
- the buried oxide layer 14 may be formed using a bonded wafer technique, wherein a thin layer of SiO 2 is formed on a first side of two silicon wafers. The first sides of the two wafers are then bonded together at a certain temperature, for example, about 250-350° C., or bonded using other methods as known in the art.
- a heavily doped layer 18 is formed within the substrate 12 of the SOI 10 beneath the buried oxide layer 14 .
- the heavily doped layer 18 may comprise silicon doped with As, P, B, etc., (all of which may be p+ or n+ type), or other similarly used material.
- the heavily doped layer 18 may be formed having a thickness in the range of about 10-500 nm.
- the term “heavily doped” refers to a dopant density of about 1 ⁇ 10 18 to 7 ⁇ 10 20 cm ⁇ 3 .
- the heavily doped layer 18 may be formed using a conventional ion implantation technique, etc.
- the heavily doped layer 18 may be formed using an epitaxy layer growth technique, wherein a heavily doped epitaxy layer is grown on the surface of a first silicon wafer.
- a silicon dioxide layer, representing the buried oxide layer 14 is then formed on the heavily doped layer, and a second silicon wafer, representing the upper semi-conductive layer 16 , is then bonded to the surface of the silicon dioxide, thereby forming an SOI with a heavily doped layer therein.
- a first trench 20 shown in FIG. 3 , for example, a shallow trench isolation (STI), is formed within the upper semi-conductive layer 16 of the SOI 10 , down to the buried oxide layer 14 , such that the first trench 20 surrounds a protected area 22 that will later be the location for a noise sensitive circuits.
- FIG. 3 depicts a cross-sectional view
- FIG. 4 shows a top view of the first trench 20 and the protected area 22 .
- STI shallow trench isolation
- the surface of the structure 10 is planarized down to the surface of the upper semi-conductive layer 16 using a chemical mechanical polishing (CMP) technique, or other similar technique, leaving the insulative material within the first trench 20 , as illustrated in FIG. 5 .
- CMP chemical mechanical polishing
- the insulative material within the first trench 20 ( FIG. 3 ) and within the buried oxide layer 14 combine to form a high impedance noise isolation 24 that surrounds the protected area 22 on all sides or surfaces except one side or surfaces 26 , in this example, on the bottom surface and on all four walls of the protected area, ( FIGS. 4 and 5 ).
- a second trench 28 is then formed around the perimeter of the high impedance noise isolation 24 , as illustrated in FIG. 6 .
- the second trench 28 is formed by lithographically patterning and dry etching, e.g., reactive ion etching (RIE), etc., the upper semi-conductive layer 16 of the SOI 10 , the buried oxide layer 14 and the heavily doped layer 18 , down to the substrate 12 .
- the second trench 28 is then filled with a heavily doped material, such as silicon doped with As, P, B, etc., or a conductive material, e.g., tungsten, subject to a different process sequence.
- RIE reactive ion etching
- the surface of the structure 10 is planarized down to the surface of the upper semi-conductive layer 16 of the structure 10 using a CMP, or other similar technique.
- the combination of the trench filled with the heavily doped material, or the conductive material, and the heavily doped layer 18 forms a low impedance noise ground path 30 that surrounds the high impedance noise isolation 24 on all sides or surfaces of the high impedance noise isolation 24 , as well as the protected area 22 , except one side 26 , in this example, on the bottom and on the four walls of the high impedance noise isolation 24 , ( FIG. 7 , a top view, and FIG. 8 , a cross-sectional view).
- the second trench 28 filled with the heavily doped material or the conductive material may also be formed during stud contact formation such that many processing steps can be shared with stud contact formation, thereby minimizing manufacturing costs.
- isolation describes a region that isolates the protected area 22 from incoming noise.
- the low impedance ground path 30 is connected to 0V, to bypass the noise to ground.
- the high impedance noise isolation 24 stops residual noise that gets past the low impedance ground path 30 .
- the combination of the high impedance isolation 24 and the low impedance ground path 30 on all sides or surfaces of the protected area 22 , except for one side 26 , in this example, on the bottom and four walls, provides a high degree of noise reduction to the protected area 22 .
- the substrate 12 and the heavily doped layer 18 could be either p+ or n+ type materials.
- the substrate 12 comprises p ⁇ silicon
- the heavily doped layer 18 and the second trench 28 comprise an n+ poly silicon, or the second trench can be filled with conductive material
- the low impedance ground path 30 would be connected to +V, rather than 0V.
- the existence of the p ⁇ substrate 12 adjacent to the n+ heavily doped layer 18 forms what is referred to as a depletion layer 32 , ( FIG. 8 ), wherein there is no movable charge in the depletion layer 32 between the p ⁇ substrate 12 and the n+ heavily doped layer 18 due to the reversed bias voltage V+. This further reduces low frequency substrate noise within the structure 10 because of the high impedance of the depletion layer 32 at the low frequency.
- an SOI 100 comprising a semi-conductive substrate 112 , such as silicon (p ⁇ or n ⁇ ), a buried oxide layer 114 , such as silicon dioxide, and an upper semi-conductive layer 116 above the buried oxide layer 114 , that may comprise the same, or a similar, material as the substrate 112 , is formed ( FIG. 9 ).
- a first heavily doped layer 118 is formed within the SOI 100 , beneath the buried oxide layer 114 , as illustrated in FIG. 10 .
- the first heavily doped layer 118 may comprise a p+ silicon doped with B, or other similarly used material.
- the first heavily doped layer 118 may be formed by a conventional ion implantation process, etc.
- the first heavily doped layer 118 may be formed having a thickness in the range of about 10-500 nm.
- a second heavily doped layer 120 is formed within the SOI 100 , beneath the buried oxide layer 114 and above the first heavily doped layer 118 .
- the second heavily doped layer 120 may comprise an n+ silicon doped with As, P, or other similarly used material.
- the second heavily doped layer 120 may also be formed by a conventional ion implantation process, etc.
- the second heavily doped layer 120 may be formed having a thickness in the range of about 10-500 nm.
- a first trench 122 for example, a shallow trench isolation (STI), is formed within the upper semi-conductive layer 116 of the SOI 100 , down to the buried oxide layer 114 , such that the first trench 122 surrounds a protected area 124 that will later be the location for noise sensitive circuits.
- FIG. 11 depicts a cross-sectional view of the first trench 122 and the protected area 124
- FIG. 12 shows a top view of the first trench 122 and the protected area 124 .
- STI shallow trench isolation
- a layer of insulative material such as silicon dioxide, or other similarly used material, is then deposited over the surface of the structure filling the first trench 122 , as illustrated in FIGS. 11 and 12 .
- the layer 122 is planarized down to the surface of the upper semi-conductive layer 116 of the SOI 100 using CMP, or other similar technique, leaving the insulative material within the first trench 122 .
- the insulative material within the first trench 122 and within the buried oxide layer 144 combine to form a high impedance noise isolation 126 that surrounds the protected area 124 on all sides or surfaces except one side 130 , in this example, on the bottom and the four walls of the protected area 124 , ( FIGS. 12 and 13 ).
- a second trench 132 is formed around the perimeter of the high impedance noise isolation 126 , as illustrated in FIG. 14 .
- the second trench 132 is formed by lithographically patterning and dry etching, e.g., RIE, etc., the upper semi-conductive layer 116 of the SOI 100 and the buried oxide layer 114 , stopping at the second heavily doped layer 120 .
- the second trench 132 is then filled with a heavily doped material, such as n+ silicon doped with As, P, etc., or conductive material, e.g. tungsten, etc.
- the layer 132 is planarized down to the surface of the upper semi-conductive layer 116 of the structure using a CMP, or other similar technique.
- the combination of the second trench 132 filled with heavily doped material or the conductive material and the heavily doped layer 120 form a first low impedance ground path 134 that surrounds the high impedance noise isolation 126 on all sides or surfaces except one side 130 , in this example, on the bottom and four walls of the high impedance noise isolation 126 , which in tern surrounds the bottom and four walls of the protected area 124 , ( FIG. 15 , a cross-sectional view; and FIG. 16 , a top view).
- a third trench 136 is formed around the perimeter of the first low impedance ground path 134 , as illustrated in FIG. 17 .
- the third trench 136 is formed by lithographically patterning and dry etching, e.g., RIE, etc., the upper semi-conductive layer 116 of the SOI 100 , the buried oxide layer 114 and the second heavily doped layer 120 , down to, and stopping at, the first heavily doped layer 118 .
- the third trench 136 is then filled with an insulative material, such as SiO 2 , etc.
- the surface of the structure is planarized down to the surface of the upper semi-conductive layer 116 of the structure using a CMP, or other similar technique, to form a second high impedance noise isolation 138 , ( FIG. 18 , a cross-sectional view; and FIG. 19 , a top view).
- a fourth trench 140 is formed around the perimeter of the second high impedance noise isolation 138 , as illustrated in FIG. 20 .
- the fourth trench 140 is formed by lithographically patterning and dry etching, e.g., RIE, etc., the upper semi-conductive layer 116 of the SOI 100 , the buried oxide layer 114 and the second heavily doped layer 120 , down to, and stopping at, the first heavily doped layer 118 .
- the fourth trench 140 is then filled with a heavily doped material, such as p+ silicon doped with B, etc., or a conductive material, e.g., tungsten, etc.
- the surface of the structure is planarized down to the surface of the upper semi-conductive layer 116 of the structure using a CMP, or other similar technique.
- the combination of the fourth trench 140 filled with the heavily doped material and the first heavily doped layer 118 form a second low impedance ground path 142 , ( FIG. 21 , a cross-sectional view; and FIG. 22 , a top view).
- a fifth trench 144 is formed around the perimeter of the second low impedance ground path 142 , as illustrated in FIG. 23 .
- the fifth trench 144 is formed by lithographically patterning and dry etching, e.g., RIE, etc., the upper semi-conductive layer 116 of the SOI 100 , the buried oxide layer 114 and the second heavily doped layer 120 , down to, and stopping at, the first heavily doped layer 118 .
- the fifth trench 144 is then filled with an insulative material, such as SiO 2 , etc.
- the surface of the structure is planarized down to the surface of the upper semi-conductive layer 116 of the structure using a CMP, or other similar technique, to form a third high impedance noise isolation 146 , ( FIG. 24 , a cross-sectional view; and FIG. 25 , a top view).
- the first low impedance ground path 134 comprising the n+ doped material, is connected to +V, while the second low impedance ground path 142 , comprising the p+ doped material, is connected to 0V, or ground.
- a deplete layer as described above, is formed between the first and the second heavily doped layers 118 , 120 due to the p+ and n+ doped material within the first and second heavily doped layers 118 , 120 , respectively, which aids in stopping low frequency noise.
- the structure acts as a four-stage noise reduction filter.
- the first heavily doped layer (p+) 118 is a low impedance ground path 142 and bypasses the noise to a constant 0 V;
- the deplete layer created between the first and second heavily doped layers 118 , 120 provides a high impedance noise isolation to stop residual noise;
- the second heavily doped layer (n+) 120 is another low impedance ground path 134 and bypasses the noise to a constant +V;
- the insulative material within the first trench provides a first high impedance noise isolation 126 .
- an SOI 200 comprising an semi-conductive substrate 212 , such as silicon (p ⁇ or n ⁇ ), a first buried oxide layer 214 , such as silicon dioxide, a second buried oxide layer 216 , such as silicon dioxide, and an upper semi-conductive layer 218 above the second buried oxide layer 216 , that may comprise the same material as the substrate 212 , are formed ( FIG. 26 ).
- a heavily doped layer 220 is then formed between the first isolation layer 214 and the second buried oxide layer 216 .
- the heavily doped layer 220 may comprise silicon (p+ or n+) doped with As, P, B, or other similarly used material.
- One method of forming the SOI structure 200 is to implant oxygen ions twice, each time with different implant energies.
- the higher energy oxygen ions are implanted within the deeper, or second buried oxide, layer 216 and the lower energy oxygen ions are implanted within the shallower, or first buried oxide, layer 214 .
- Arsenic, P, B, or other similarly used ions are implanted between layers 214 and 216 to form the heavily doped layer 220 .
- a higher temperature anneal step may be performed such that oxygen and silicon atoms react completely with one another to form silicon dioxide layers 214 and 216 .
- Another possible method of forming the SOI structure 200 is to grow a heavily doped epitaxy layer of silicon film over the standard single SOI substrate and subsequently partially oxidizing the heavily doped layer to form silicon dioxide layer 214 on the wafer surface. The remaining un-reacted silicon epitaxy film forms the heavily doped layer 220 .
- the silicon dioxide layer from the standard single SOI substrate is employed as the deeper oxide layer 216 in the double SOI structure 200 .
- oxide layer 214 is formed, the wafer is bonded with another wafer and a thin layer of crystalline silicon is transferred through a wafer-to-wafer bonding technique.
- a first trench 222 is formed within the SOI 200 by lithographically patterning and dry etching, e.g., RIE, etc., the upper semi-conductive layer 218 of the SOI 200 and the second buried oxide layer 216 , down to, and stopping at, the heavily doped layer 220 ( FIG. 27 ).
- the first trench 222 surrounds a protected area 223 .
- the first trench 222 is then filled with a heavily doped material, such as silicon (p+ or n+) doped with As, P, B, etc., or a conductive material, e.g., tungsten, etc.
- the surface of the structure is planarized down to the surface of the upper semi-conductive layer 218 of the structure using a CMP, or other similar technique.
- the combination of the first trench 222 filled with the heavily doped material and the heavily doped layer 220 form a low impedance ground path 224 that surrounds the protected area 223 on all sides or surfaces except one side 221 , in this example, on the bottom and four walls of the protected area 223 , ( FIG. 28 , a cross-sectional view; FIG. 29 , a top view).
- the low impedance ground path 224 is connected to 0V to bypass remaining substrate noise to the ground.
- a second trench 226 is formed within the SOI 200 by lithographically patterning and dry etching, e.g., RIE, etc., the upper semi-conductive layer 218 of the SOI 200 and the second buried oxide layer 216 , down to, and stopping at, the heavily doped layer 220 .
- the second trench 226 surrounds the perimeter of the low impedance ground path 224 ( FIG. 30 ).
- the second trench 226 is then filled with an insulative material, such as SiO 2 , etc.
- the surface of the structure is planarized down to the surface of the upper semi-conductive layer 218 of the structure using a CMP, or other similar technique, to form a second high impedance noise isolation 228 , ( FIG. 31 , a cross-sectional view; FIG. 32 , a top view), wherein the first high impedance noise isolation is formed by the second buried oxide layer 216 ( FIG. 31 ).
- the present invention provides a noise reduction isolation system, comprising at least two noise impedance isolations, a high impedance noise isolation and a low impedance ground path, that reduces the amount of noise that reaches a protected area.
- the noise reduction isolations surround the protected area on all sides or surfaces except one side of the protected area, in the present examples, on the bottom and the four walls of the protected area.
- the protected area high impedance isolations and low impedance ground paths where formed in a square or rectangular shape, such that that high impedance isolations and low impedance ground paths surrounded the protected area on four sides and a bottom surface.
- the present invention does not restrict the shape or size of the protected area of the high impedance isolations and low impedance ground paths surrounding the protected area.
Abstract
Description
- 1. Technical Field
- The present invention relates generally to semiconductor structures, and more particularly, to a method of forming a structure for noise isolation, and the structure so formed.
- 2. Related Art
- Within electrical devices there are device elements that generate noise, such as digital circuits, and others that are noise sensitive, such as analog circuits. Noise generated by the digital circuits interferes with the proper functioning of the analog circuits.
- Therefore, there is a need in the industry for a method of forming semiconductor structures that can isolate or filter out the noise, generated by the digital circuits, from reaching and disrupting the more sensitive analog circuits.
- The present invention provides a method of forming semiconductor structures, and the structures so formed, that solve the above-stated and other problems.
- A first aspect of the invention provides a method of forming a semiconductor structure, comprising: providing a substrate having a buried insulative layer; depositing a heavily doped layer within the substrate beneath the buried insulative layer; forming a first trench within the substrate around a protected area; filling the first trench with an insulative material, wherein the first trench filled with the insulative material and the buried insulative layer combine to form a high impedance noise isolation that surrounds the protected area on all sides except one side of the protected area; forming a second trench within the substrate around the first trench; and filling the second trench with a conductive material, wherein the second trench filled with the conductive material and the heavily doped layer combine to form a low impedance ground path that surrounds the high impedance noise isolation and the protected area on all sides except one side of the high impedance noise isolation.
- A second aspect of the invention provides a method of forming a semiconductor structure, comprising: providing a substrate having a protected area within the substrate; and forming a noise reduction isolation within the substrate, wherein the noise reduction isolation surrounds the protected area on all sides except one side of the protected area.
- A third aspect of the invention provides a semiconductor structure, comprising: a noise reduction isolation formed within a substrate, wherein the noise reduction isolation surrounds a protected area on all sides except one side of the protected area.
- The foregoing and other features and advantages of the invention will be apparent from the following more particular description of the embodiments of the invention.
- The embodiments of this invention will be described in detail, with reference to the following figures, wherein like designations denote like elements, and wherein:
-
FIG. 1 depicts a cross-sectional view of a structure comprising a silicon-on-insulator (SOI) substrate, in accordance with embodiments of the present invention; -
FIG. 2 depicts the structure ofFIG. 1 having a heavily doped layer formed within the SOI; -
FIG. 3 depicts the structure ofFIG. 2 following formation of a first trench; -
FIG. 4 depicts a top view of the structure ofFIG. 3 following formation of the first trench; -
FIG. 5 depicts the structure ofFIG. 3 following deposition of an insulative material; -
FIG. 6 depicts the structure ofFIG. 5 following formation of a second trench; -
FIG. 7 depicts a top view of the structure ofFIG. 6 following formation of the second trench; -
FIG. 8 depicts the structure ofFIG. 6 following deposition of a conductive material; -
FIG. 9 depicts a cross-sectional view of a structure comprising a silicon-on-insulator (SOI) substrate, in accordance with a second embodiment of the present invention; -
FIG. 10 depicts the structure ofFIG. 9 following formation of two heavily doped layers within the SOI; -
FIG. 11 depicts the structure ofFIG. 10 following formation of a first trench; -
FIG. 12 depicts a top view of the structure ofFIG. 11 following formation of the first trench; -
FIG. 13 depicts the structure ofFIG. 12 following deposition of an insulative material; -
FIG. 14 depicts the structure ofFIG. 13 following formation of a second trench; -
FIG. 15 depicts the structure ofFIG. 14 following deposition of a heavily doped material; -
FIG. 16 depicts a top view of the structure ofFIG. 15 following deposition of the heavily doped material; -
FIG. 17 depicts the structure ofFIG. 15 following formation of a third trench; -
FIG. 18 depicts the structure ofFIG. 17 , following deposition of an insulative material; -
FIG. 19 depicts a top view of the structure ofFIG. 18 following deposition of the insulative material; -
FIG. 20 depicts the structure ofFIG. 18 following formation of a fourth trench; -
FIG. 21 depicts the structure ofFIG. 20 following deposition of a heavily doped material; -
FIG. 22 depicts a top view of the structure ofFIG. 21 following deposition of the heavily doped material; -
FIG. 23 depicts the structure ofFIG. 22 following formation of a fifth trench; -
FIG. 24 depicts the structure ofFIG. 23 , following deposition of an insulative material; -
FIG. 25 depicts a top view of the structure ofFIG. 24 following deposition of the insulative material; -
FIG. 26 depicts a cross-sectional view of a structure comprising a silicon-on-insulator (SOI) structure, having two buried oxide layers and a heavily doped layer in accordance with a third embodiment of the present invention; -
FIG. 27 depicts the structure ofFIG. 26 following formation of a first trench; -
FIG. 28 depicts the structure ofFIG. 27 following deposition of a heavily doped material; -
FIG. 29 depicts a top view of the structure ofFIG. 28 following deposition of the heavily doped material; -
FIG. 30 depicts the structure ofFIG. 28 following formation of a second trench; -
FIG. 31 depicts the structure ofFIG. 30 following deposition of an insulative material; and -
FIG. 32 depicts a top view of the structure ofFIG. 31 following deposition of the insulative material. - Although certain embodiments of the present invention will be shown and described in detail, it should be understood that various changes and modifications might be made without departing from the scope of the appended claims. The scope of the present invention will in no way be limited to the number of constituting components, the materials thereof, the shapes thereof, the relative arrangement thereof, etc. Although the drawings are intended to illustrate the present invention, the drawings are not necessarily drawn to scale.
-
FIG. 1 depicts asemiconductor structure 10 comprising an SOI (silicon-on-insulator) substrate. TheSOI 10 comprises asemi-conductive substrate 12, such as silicon (p type or n type), etc., a buriedoxide layer 14, such as silicon dioxide, and an uppersemi-conductive layer 16 above the buriedoxide layer 14, that may comprise the same material as thesubstrate 12. The buriedoxide layer 14 may be formed having a thickness in the range of about 30-200 nm. The uppersemi-conductive layer 16 may be formed having a thickness in the range of about 30-100 nm. - The
SOI 10 may be formed using a method known as SIMOX (silicon implanted oxygen), wherein oxygen ions are implanted into thesubstrate 12, followed by a high temperature annealing process to form a buriedoxide layer 14, e.g., silicon dioxide (SiO2), beneath an uppersemi-conductive layer 16 of the substrate. Alternatively, the buriedoxide layer 14 may be formed using a bonded wafer technique, wherein a thin layer of SiO2 is formed on a first side of two silicon wafers. The first sides of the two wafers are then bonded together at a certain temperature, for example, about 250-350° C., or bonded using other methods as known in the art. - As illustrated in
FIG. 2 , a heavily dopedlayer 18 is formed within thesubstrate 12 of theSOI 10 beneath the buriedoxide layer 14. The heavily dopedlayer 18 may comprise silicon doped with As, P, B, etc., (all of which may be p+ or n+ type), or other similarly used material. The heavily dopedlayer 18 may be formed having a thickness in the range of about 10-500 nm. The term “heavily doped” refers to a dopant density of about 1×1018 to 7×1020 cm−3. - The heavily doped
layer 18 may be formed using a conventional ion implantation technique, etc. Alternatively, the heavily dopedlayer 18 may be formed using an epitaxy layer growth technique, wherein a heavily doped epitaxy layer is grown on the surface of a first silicon wafer. A silicon dioxide layer, representing the buriedoxide layer 14, is then formed on the heavily doped layer, and a second silicon wafer, representing theupper semi-conductive layer 16, is then bonded to the surface of the silicon dioxide, thereby forming an SOI with a heavily doped layer therein. - A
first trench 20, shown inFIG. 3 , for example, a shallow trench isolation (STI), is formed within theupper semi-conductive layer 16 of theSOI 10, down to the buriedoxide layer 14, such that thefirst trench 20 surrounds a protectedarea 22 that will later be the location for a noise sensitive circuits.FIG. 3 depicts a cross-sectional view, whileFIG. 4 shows a top view of thefirst trench 20 and the protectedarea 22. - A layer of insulative material, such as silicon dioxide, or other similarly used material, is then deposited over the surface of the
structure 10 filling thefirst trench 20. The surface of thestructure 10 is planarized down to the surface of theupper semi-conductive layer 16 using a chemical mechanical polishing (CMP) technique, or other similar technique, leaving the insulative material within thefirst trench 20, as illustrated inFIG. 5 . The insulative material within the first trench 20 (FIG. 3 ) and within the buriedoxide layer 14 combine to form a highimpedance noise isolation 24 that surrounds the protectedarea 22 on all sides or surfaces except one side or surfaces 26, in this example, on the bottom surface and on all four walls of the protected area, (FIGS. 4 and 5 ). - A
second trench 28 is then formed around the perimeter of the highimpedance noise isolation 24, as illustrated inFIG. 6 . Thesecond trench 28 is formed by lithographically patterning and dry etching, e.g., reactive ion etching (RIE), etc., theupper semi-conductive layer 16 of theSOI 10, the buriedoxide layer 14 and the heavily dopedlayer 18, down to thesubstrate 12. Thesecond trench 28 is then filled with a heavily doped material, such as silicon doped with As, P, B, etc., or a conductive material, e.g., tungsten, subject to a different process sequence. The surface of thestructure 10 is planarized down to the surface of theupper semi-conductive layer 16 of thestructure 10 using a CMP, or other similar technique. The combination of the trench filled with the heavily doped material, or the conductive material, and the heavily dopedlayer 18 forms a low impedancenoise ground path 30 that surrounds the highimpedance noise isolation 24 on all sides or surfaces of the highimpedance noise isolation 24, as well as the protectedarea 22, except oneside 26, in this example, on the bottom and on the four walls of the highimpedance noise isolation 24, (FIG. 7 , a top view, andFIG. 8 , a cross-sectional view). - It should be noted that the
second trench 28 filled with the heavily doped material or the conductive material may also be formed during stud contact formation such that many processing steps can be shared with stud contact formation, thereby minimizing manufacturing costs. - It should also be noted that the term “isolation” as used in the present invention describes a region that isolates the protected
area 22 from incoming noise. In the current example, the lowimpedance ground path 30 is connected to 0V, to bypass the noise to ground. The highimpedance noise isolation 24 stops residual noise that gets past the lowimpedance ground path 30. The combination of thehigh impedance isolation 24 and the lowimpedance ground path 30 on all sides or surfaces of the protectedarea 22, except for oneside 26, in this example, on the bottom and four walls, provides a high degree of noise reduction to the protectedarea 22. - In the previous example the
substrate 12 and the heavily dopedlayer 18 could be either p+ or n+ type materials. In the alternative, if thesubstrate 12 comprises p− silicon, and the heavily dopedlayer 18 and thesecond trench 28 comprise an n+ poly silicon, or the second trench can be filled with conductive material, the lowimpedance ground path 30 would be connected to +V, rather than 0V. In addition, the existence of the p−substrate 12 adjacent to the n+ heavily dopedlayer 18 forms what is referred to as a depletion layer 32, (FIG. 8 ), wherein there is no movable charge in the depletion layer 32 between the p−substrate 12 and the n+ heavily dopedlayer 18 due to the reversed bias voltage V+. This further reduces low frequency substrate noise within thestructure 10 because of the high impedance of the depletion layer 32 at the low frequency. - In accordance with a second embodiment, an
SOI 100 comprising asemi-conductive substrate 112, such as silicon (p− or n−), a buriedoxide layer 114, such as silicon dioxide, and anupper semi-conductive layer 116 above the buriedoxide layer 114, that may comprise the same, or a similar, material as thesubstrate 112, is formed (FIG. 9 ). Following formation of theSOI 100, a first heavily dopedlayer 118 is formed within theSOI 100, beneath the buriedoxide layer 114, as illustrated inFIG. 10 . The first heavily dopedlayer 118 may comprise a p+ silicon doped with B, or other similarly used material. The first heavily dopedlayer 118 may be formed by a conventional ion implantation process, etc. The first heavily dopedlayer 118 may be formed having a thickness in the range of about 10-500 nm. - Also illustrated in
FIG. 10 , a second heavily dopedlayer 120 is formed within theSOI 100, beneath the buriedoxide layer 114 and above the first heavily dopedlayer 118. The second heavily dopedlayer 120 may comprise an n+ silicon doped with As, P, or other similarly used material. The second heavily dopedlayer 120 may also be formed by a conventional ion implantation process, etc. The second heavily dopedlayer 120 may be formed having a thickness in the range of about 10-500 nm. - A
first trench 122, for example, a shallow trench isolation (STI), is formed within theupper semi-conductive layer 116 of theSOI 100, down to the buriedoxide layer 114, such that thefirst trench 122 surrounds a protectedarea 124 that will later be the location for noise sensitive circuits.FIG. 11 depicts a cross-sectional view of thefirst trench 122 and the protectedarea 124, whileFIG. 12 shows a top view of thefirst trench 122 and the protectedarea 124. - A layer of insulative material, such as silicon dioxide, or other similarly used material, is then deposited over the surface of the structure filling the
first trench 122, as illustrated inFIGS. 11 and 12 . Thelayer 122 is planarized down to the surface of theupper semi-conductive layer 116 of theSOI 100 using CMP, or other similar technique, leaving the insulative material within thefirst trench 122. The insulative material within thefirst trench 122 and within the buriedoxide layer 144 combine to form a highimpedance noise isolation 126 that surrounds the protectedarea 124 on all sides or surfaces except one side 130, in this example, on the bottom and the four walls of the protectedarea 124, (FIGS. 12 and 13 ). - A
second trench 132 is formed around the perimeter of the highimpedance noise isolation 126, as illustrated inFIG. 14 . Thesecond trench 132 is formed by lithographically patterning and dry etching, e.g., RIE, etc., theupper semi-conductive layer 116 of theSOI 100 and the buriedoxide layer 114, stopping at the second heavily dopedlayer 120. Thesecond trench 132 is then filled with a heavily doped material, such as n+ silicon doped with As, P, etc., or conductive material, e.g. tungsten, etc. Thelayer 132 is planarized down to the surface of theupper semi-conductive layer 116 of the structure using a CMP, or other similar technique. The combination of thesecond trench 132 filled with heavily doped material or the conductive material and the heavily dopedlayer 120 form a first lowimpedance ground path 134 that surrounds the highimpedance noise isolation 126 on all sides or surfaces except one side 130, in this example, on the bottom and four walls of the highimpedance noise isolation 126, which in tern surrounds the bottom and four walls of the protectedarea 124, (FIG. 15 , a cross-sectional view; andFIG. 16 , a top view). - A
third trench 136 is formed around the perimeter of the first lowimpedance ground path 134, as illustrated inFIG. 17 . Thethird trench 136 is formed by lithographically patterning and dry etching, e.g., RIE, etc., theupper semi-conductive layer 116 of theSOI 100, the buriedoxide layer 114 and the second heavily dopedlayer 120, down to, and stopping at, the first heavily dopedlayer 118. Thethird trench 136 is then filled with an insulative material, such as SiO2, etc. The surface of the structure is planarized down to the surface of theupper semi-conductive layer 116 of the structure using a CMP, or other similar technique, to form a second highimpedance noise isolation 138, (FIG. 18 , a cross-sectional view; andFIG. 19 , a top view). - A
fourth trench 140 is formed around the perimeter of the second highimpedance noise isolation 138, as illustrated inFIG. 20 . Thefourth trench 140 is formed by lithographically patterning and dry etching, e.g., RIE, etc., theupper semi-conductive layer 116 of theSOI 100, the buriedoxide layer 114 and the second heavily dopedlayer 120, down to, and stopping at, the first heavily dopedlayer 118. Thefourth trench 140 is then filled with a heavily doped material, such as p+ silicon doped with B, etc., or a conductive material, e.g., tungsten, etc. The surface of the structure is planarized down to the surface of theupper semi-conductive layer 116 of the structure using a CMP, or other similar technique. The combination of thefourth trench 140 filled with the heavily doped material and the first heavily dopedlayer 118 form a second lowimpedance ground path 142, (FIG. 21 , a cross-sectional view; andFIG. 22 , a top view). - A
fifth trench 144 is formed around the perimeter of the second lowimpedance ground path 142, as illustrated inFIG. 23 . Thefifth trench 144 is formed by lithographically patterning and dry etching, e.g., RIE, etc., theupper semi-conductive layer 116 of theSOI 100, the buriedoxide layer 114 and the second heavily dopedlayer 120, down to, and stopping at, the first heavily dopedlayer 118. Thefifth trench 144 is then filled with an insulative material, such as SiO2, etc. The surface of the structure is planarized down to the surface of theupper semi-conductive layer 116 of the structure using a CMP, or other similar technique, to form a third highimpedance noise isolation 146, (FIG. 24 , a cross-sectional view; andFIG. 25 , a top view). - The first low
impedance ground path 134, comprising the n+ doped material, is connected to +V, while the second lowimpedance ground path 142, comprising the p+ doped material, is connected to 0V, or ground. A deplete layer, as described above, is formed between the first and the second heavily dopedlayers layers - As a whole, the structure acts as a four-stage noise reduction filter. In particular, the first heavily doped layer (p+) 118 is a low
impedance ground path 142 and bypasses the noise to a constant 0V; the deplete layer created between the first and second heavily dopedlayers impedance ground path 134 and bypasses the noise to a constant +V; and the insulative material within the first trench provides a first highimpedance noise isolation 126. - In accordance with a third embodiment of the present invention, an
SOI 200 comprising ansemi-conductive substrate 212, such as silicon (p− or n−), a firstburied oxide layer 214, such as silicon dioxide, a secondburied oxide layer 216, such as silicon dioxide, and anupper semi-conductive layer 218 above the secondburied oxide layer 216, that may comprise the same material as thesubstrate 212, are formed (FIG. 26 ). A heavily dopedlayer 220 is then formed between thefirst isolation layer 214 and the secondburied oxide layer 216. The heavily dopedlayer 220 may comprise silicon (p+ or n+) doped with As, P, B, or other similarly used material. One method of forming theSOI structure 200 is to implant oxygen ions twice, each time with different implant energies. The higher energy oxygen ions are implanted within the deeper, or second buried oxide,layer 216 and the lower energy oxygen ions are implanted within the shallower, or first buried oxide,layer 214. Arsenic, P, B, or other similarly used ions are implanted betweenlayers layer 220. A higher temperature anneal step may be performed such that oxygen and silicon atoms react completely with one another to form silicon dioxide layers 214 and 216. - Another possible method of forming the
SOI structure 200 is to grow a heavily doped epitaxy layer of silicon film over the standard single SOI substrate and subsequently partially oxidizing the heavily doped layer to formsilicon dioxide layer 214 on the wafer surface. The remaining un-reacted silicon epitaxy film forms the heavily dopedlayer 220. The silicon dioxide layer from the standard single SOI substrate is employed as thedeeper oxide layer 216 in thedouble SOI structure 200. Afteroxide layer 214 is formed, the wafer is bonded with another wafer and a thin layer of crystalline silicon is transferred through a wafer-to-wafer bonding technique. - A
first trench 222 is formed within theSOI 200 by lithographically patterning and dry etching, e.g., RIE, etc., theupper semi-conductive layer 218 of theSOI 200 and the secondburied oxide layer 216, down to, and stopping at, the heavily doped layer 220 (FIG. 27 ). Thefirst trench 222 surrounds a protectedarea 223. Thefirst trench 222 is then filled with a heavily doped material, such as silicon (p+ or n+) doped with As, P, B, etc., or a conductive material, e.g., tungsten, etc. The surface of the structure is planarized down to the surface of theupper semi-conductive layer 218 of the structure using a CMP, or other similar technique. The combination of thefirst trench 222 filled with the heavily doped material and the heavily dopedlayer 220 form a lowimpedance ground path 224 that surrounds the protectedarea 223 on all sides or surfaces except oneside 221, in this example, on the bottom and four walls of the protectedarea 223, (FIG. 28 , a cross-sectional view;FIG. 29 , a top view). The lowimpedance ground path 224 is connected to 0V to bypass remaining substrate noise to the ground. - A
second trench 226 is formed within theSOI 200 by lithographically patterning and dry etching, e.g., RIE, etc., theupper semi-conductive layer 218 of theSOI 200 and the secondburied oxide layer 216, down to, and stopping at, the heavily dopedlayer 220. Thesecond trench 226 surrounds the perimeter of the low impedance ground path 224 (FIG. 30 ). Thesecond trench 226 is then filled with an insulative material, such as SiO2, etc. The surface of the structure is planarized down to the surface of theupper semi-conductive layer 218 of the structure using a CMP, or other similar technique, to form a second highimpedance noise isolation 228, (FIG. 31 , a cross-sectional view;FIG. 32 , a top view), wherein the first high impedance noise isolation is formed by the second buried oxide layer 216 (FIG. 31 ). - As described in accordance with the first, second and third embodiments, the present invention provides a noise reduction isolation system, comprising at least two noise impedance isolations, a high impedance noise isolation and a low impedance ground path, that reduces the amount of noise that reaches a protected area. It should be noted that the noise reduction isolations surround the protected area on all sides or surfaces except one side of the protected area, in the present examples, on the bottom and the four walls of the protected area. In the present examples the protected area, high impedance isolations and low impedance ground paths where formed in a square or rectangular shape, such that that high impedance isolations and low impedance ground paths surrounded the protected area on four sides and a bottom surface. It should be noted that the present invention does not restrict the shape or size of the protected area of the high impedance isolations and low impedance ground paths surrounding the protected area.
Claims (22)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/905,934 US7071530B1 (en) | 2005-01-27 | 2005-01-27 | Multiple layer structure for substrate noise isolation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/905,934 US7071530B1 (en) | 2005-01-27 | 2005-01-27 | Multiple layer structure for substrate noise isolation |
Publications (2)
Publication Number | Publication Date |
---|---|
US7071530B1 US7071530B1 (en) | 2006-07-04 |
US20060163688A1 true US20060163688A1 (en) | 2006-07-27 |
Family
ID=36613731
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/905,934 Active US7071530B1 (en) | 2005-01-27 | 2005-01-27 | Multiple layer structure for substrate noise isolation |
Country Status (1)
Country | Link |
---|---|
US (1) | US7071530B1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090127652A1 (en) * | 2007-11-20 | 2009-05-21 | Hanyi Ding | Structure of very high insertion loss of the substrate noise decoupling |
WO2010108807A1 (en) * | 2009-03-26 | 2010-09-30 | International Business Machines Corporation | Soi radio frequency switch with enhanced electrical isolation |
CN102420216A (en) * | 2010-09-24 | 2012-04-18 | 台湾积体电路制造股份有限公司 | Noise decoupling structure with through-substrate vias |
US8809995B2 (en) * | 2012-02-29 | 2014-08-19 | International Business Machines Corporation | Through silicon via noise suppression using buried interface contacts |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7608913B2 (en) * | 2006-02-23 | 2009-10-27 | Freescale Semiconductor, Inc. | Noise isolation between circuit blocks in an integrated circuit chip |
JP5041511B2 (en) * | 2006-08-22 | 2012-10-03 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US7759773B2 (en) | 2007-02-26 | 2010-07-20 | International Business Machines Corporation | Semiconductor wafer structure with balanced reflectance and absorption characteristics for rapid thermal anneal uniformity |
US7745909B2 (en) * | 2007-02-26 | 2010-06-29 | International Business Machines Corporation | Localized temperature control during rapid thermal anneal |
JP5057804B2 (en) * | 2007-03-12 | 2012-10-24 | 株式会社東芝 | Semiconductor device |
CN104900631B (en) * | 2014-03-04 | 2018-03-06 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
Citations (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3920493A (en) * | 1971-08-26 | 1975-11-18 | Dionics Inc | Method of producing a high voltage PN junction |
US4963505A (en) * | 1987-10-27 | 1990-10-16 | Nippondenso Co., Ltd. | Semiconductor device and method of manufacturing same |
US5151769A (en) * | 1991-04-04 | 1992-09-29 | General Electric Company | Optically patterned RF shield for an integrated circuit chip for analog and/or digital operation at microwave frequencies |
US5196373A (en) * | 1990-08-06 | 1993-03-23 | Harris Corporation | Method of making trench conductor and crossunder architecture |
US5268326A (en) * | 1992-09-28 | 1993-12-07 | Motorola, Inc. | Method of making dielectric and conductive isolated island |
US5403769A (en) * | 1989-10-11 | 1995-04-04 | Nippondenso Co., Ltd. | Process for producing a semiconductor device |
US5442223A (en) * | 1990-10-17 | 1995-08-15 | Nippondenso Co., Ltd. | Semiconductor device with stress relief |
US5475255A (en) * | 1994-06-30 | 1995-12-12 | Motorola Inc. | Circuit die having improved substrate noise isolation |
US5491358A (en) * | 1993-07-09 | 1996-02-13 | Kabushiki Kaisha Toshiba | Semiconductor device having an isolating portion between two circuit regions |
US5622890A (en) * | 1994-07-22 | 1997-04-22 | Harris Corporation | Method of making contact regions for narrow trenches in semiconductor devices |
US5644157A (en) * | 1992-12-25 | 1997-07-01 | Nippondenso Co., Ltd. | High withstand voltage type semiconductor device having an isolation region |
US5767561A (en) * | 1997-05-09 | 1998-06-16 | Lucent Technologies Inc. | Integrated circuit device with isolated circuit elements |
US5920108A (en) * | 1995-06-05 | 1999-07-06 | Harris Corporation | Late process method and apparatus for trench isolation |
US5939755A (en) * | 1995-06-08 | 1999-08-17 | Kabushiki Kaisha Toshiba | Power IC having high-side and low-side switches in an SOI structure |
US6127701A (en) * | 1997-10-03 | 2000-10-03 | Delco Electronics Corporation | Vertical power device with integrated control circuitry |
US6291322B1 (en) * | 1999-03-04 | 2001-09-18 | Snaketech, Inc. | Method for modeling noises in an integrated circuit |
US20010028096A1 (en) * | 2000-03-27 | 2001-10-11 | Tatsuya Ohguro | Semiconductor devices which have analog and digital circuits integrated on a common substrate |
US20020009837A1 (en) * | 1997-06-24 | 2002-01-24 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method for manufacturing the same |
US6424022B1 (en) * | 2000-03-12 | 2002-07-23 | Mobilink Telecom, Inc. | Guard mesh for noise isolation in highly integrated circuits |
US6432754B1 (en) * | 2001-02-20 | 2002-08-13 | International Business Machines Corporation | Double SOI device with recess etch and epitaxy |
US6438733B1 (en) * | 1999-03-04 | 2002-08-20 | Simplex Solutions, Inc. | IC substrate noise modeling with improved surface gridding technique |
US6514799B2 (en) * | 2000-05-12 | 2003-02-04 | Telefonaktiebolaget Lm Ericsson (Publ) | Method for substrate noise distribution |
US6617649B2 (en) * | 2000-12-28 | 2003-09-09 | Industrial Technology Research Institute | Low substrate-noise electrostatic discharge protection circuits with bi-directional silicon diodes |
US6645795B2 (en) * | 2001-05-03 | 2003-11-11 | International Business Machines Corporation | Polysilicon doped transistor using silicon-on-insulator and double silicon-on-insulator |
US6657241B1 (en) * | 1998-04-10 | 2003-12-02 | Cypress Semiconductor Corp. | ESD structure having an improved noise immunity in CMOS and BICMOS semiconductor devices |
US6657285B1 (en) * | 2002-07-08 | 2003-12-02 | Alcor Micro, Corp. | Semiconductor anti-interference band for integrated circuit |
US6690066B1 (en) * | 2002-10-18 | 2004-02-10 | Texas Instruments Incorporated | Minimization and linearization of ESD parasitic capacitance in integrated circuits |
US20040038542A1 (en) * | 2002-08-22 | 2004-02-26 | Chartered Semiconductor Manufacturing Ltd. | Process to reduce substrate effects by forming channels under inductor devices and around analog blocks |
US6787410B2 (en) * | 2001-02-08 | 2004-09-07 | Sharp Kabushiki Kaisha | Semiconductor device having dynamic threshold transistors and element isolation region and fabrication method thereof |
US6838362B2 (en) * | 2002-04-05 | 2005-01-04 | Stmicroelectronics S.R.L. | Process for manufacturing a through insulated interconnection in a body of semiconductor material |
US6844236B2 (en) * | 2001-07-23 | 2005-01-18 | Agere Systems Inc. | Method and structure for DC and RF shielding of integrated circuits |
-
2005
- 2005-01-27 US US10/905,934 patent/US7071530B1/en active Active
Patent Citations (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3920493A (en) * | 1971-08-26 | 1975-11-18 | Dionics Inc | Method of producing a high voltage PN junction |
US4963505A (en) * | 1987-10-27 | 1990-10-16 | Nippondenso Co., Ltd. | Semiconductor device and method of manufacturing same |
US5403769A (en) * | 1989-10-11 | 1995-04-04 | Nippondenso Co., Ltd. | Process for producing a semiconductor device |
US5196373A (en) * | 1990-08-06 | 1993-03-23 | Harris Corporation | Method of making trench conductor and crossunder architecture |
US5442223A (en) * | 1990-10-17 | 1995-08-15 | Nippondenso Co., Ltd. | Semiconductor device with stress relief |
US5151769A (en) * | 1991-04-04 | 1992-09-29 | General Electric Company | Optically patterned RF shield for an integrated circuit chip for analog and/or digital operation at microwave frequencies |
US5268326A (en) * | 1992-09-28 | 1993-12-07 | Motorola, Inc. | Method of making dielectric and conductive isolated island |
US5644157A (en) * | 1992-12-25 | 1997-07-01 | Nippondenso Co., Ltd. | High withstand voltage type semiconductor device having an isolation region |
US5491358A (en) * | 1993-07-09 | 1996-02-13 | Kabushiki Kaisha Toshiba | Semiconductor device having an isolating portion between two circuit regions |
US5475255A (en) * | 1994-06-30 | 1995-12-12 | Motorola Inc. | Circuit die having improved substrate noise isolation |
US5622890A (en) * | 1994-07-22 | 1997-04-22 | Harris Corporation | Method of making contact regions for narrow trenches in semiconductor devices |
US5920108A (en) * | 1995-06-05 | 1999-07-06 | Harris Corporation | Late process method and apparatus for trench isolation |
US5939755A (en) * | 1995-06-08 | 1999-08-17 | Kabushiki Kaisha Toshiba | Power IC having high-side and low-side switches in an SOI structure |
US5767561A (en) * | 1997-05-09 | 1998-06-16 | Lucent Technologies Inc. | Integrated circuit device with isolated circuit elements |
US20020009837A1 (en) * | 1997-06-24 | 2002-01-24 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method for manufacturing the same |
US6127701A (en) * | 1997-10-03 | 2000-10-03 | Delco Electronics Corporation | Vertical power device with integrated control circuitry |
US6657241B1 (en) * | 1998-04-10 | 2003-12-02 | Cypress Semiconductor Corp. | ESD structure having an improved noise immunity in CMOS and BICMOS semiconductor devices |
US6438733B1 (en) * | 1999-03-04 | 2002-08-20 | Simplex Solutions, Inc. | IC substrate noise modeling with improved surface gridding technique |
US6291322B1 (en) * | 1999-03-04 | 2001-09-18 | Snaketech, Inc. | Method for modeling noises in an integrated circuit |
US6424022B1 (en) * | 2000-03-12 | 2002-07-23 | Mobilink Telecom, Inc. | Guard mesh for noise isolation in highly integrated circuits |
US20010028096A1 (en) * | 2000-03-27 | 2001-10-11 | Tatsuya Ohguro | Semiconductor devices which have analog and digital circuits integrated on a common substrate |
US6459134B2 (en) * | 2000-03-27 | 2002-10-01 | Kabushiki Kaisha Toshiba | Semiconductor devices which have analog and digital circuits integrated on a common substrate |
US6514799B2 (en) * | 2000-05-12 | 2003-02-04 | Telefonaktiebolaget Lm Ericsson (Publ) | Method for substrate noise distribution |
US6617649B2 (en) * | 2000-12-28 | 2003-09-09 | Industrial Technology Research Institute | Low substrate-noise electrostatic discharge protection circuits with bi-directional silicon diodes |
US6787410B2 (en) * | 2001-02-08 | 2004-09-07 | Sharp Kabushiki Kaisha | Semiconductor device having dynamic threshold transistors and element isolation region and fabrication method thereof |
US6432754B1 (en) * | 2001-02-20 | 2002-08-13 | International Business Machines Corporation | Double SOI device with recess etch and epitaxy |
US6645795B2 (en) * | 2001-05-03 | 2003-11-11 | International Business Machines Corporation | Polysilicon doped transistor using silicon-on-insulator and double silicon-on-insulator |
US6844236B2 (en) * | 2001-07-23 | 2005-01-18 | Agere Systems Inc. | Method and structure for DC and RF shielding of integrated circuits |
US6838362B2 (en) * | 2002-04-05 | 2005-01-04 | Stmicroelectronics S.R.L. | Process for manufacturing a through insulated interconnection in a body of semiconductor material |
US6657285B1 (en) * | 2002-07-08 | 2003-12-02 | Alcor Micro, Corp. | Semiconductor anti-interference band for integrated circuit |
US20040038542A1 (en) * | 2002-08-22 | 2004-02-26 | Chartered Semiconductor Manufacturing Ltd. | Process to reduce substrate effects by forming channels under inductor devices and around analog blocks |
US6690066B1 (en) * | 2002-10-18 | 2004-02-10 | Texas Instruments Incorporated | Minimization and linearization of ESD parasitic capacitance in integrated circuits |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090127652A1 (en) * | 2007-11-20 | 2009-05-21 | Hanyi Ding | Structure of very high insertion loss of the substrate noise decoupling |
US7923808B2 (en) * | 2007-11-20 | 2011-04-12 | International Business Machines Corporation | Structure of very high insertion loss of the substrate noise decoupling |
US20110132652A1 (en) * | 2007-11-20 | 2011-06-09 | International Business Machines Corporation | Structure of very high insertion loss of the substrate noise decoupling |
US8421183B2 (en) | 2007-11-20 | 2013-04-16 | International Business Machines Corporation | Structure of very high insertion loss of the substrate noise decoupling |
US9059183B2 (en) | 2007-11-20 | 2015-06-16 | International Business Machines Corporation | Structure of very high insertion loss of the substrate noise decoupling |
WO2010108807A1 (en) * | 2009-03-26 | 2010-09-30 | International Business Machines Corporation | Soi radio frequency switch with enhanced electrical isolation |
US20100244934A1 (en) * | 2009-03-26 | 2010-09-30 | International Business Machines Corporation | Soi radio frequency switch with enhanced electrical isolation |
US8133774B2 (en) | 2009-03-26 | 2012-03-13 | International Business Machines Corporation | SOI radio frequency switch with enhanced electrical isolation |
US8866226B2 (en) | 2009-03-26 | 2014-10-21 | International Business Machines Corporation | SOI radio frequency switch with enhanced electrical isolation |
CN102420216A (en) * | 2010-09-24 | 2012-04-18 | 台湾积体电路制造股份有限公司 | Noise decoupling structure with through-substrate vias |
US8928127B2 (en) | 2010-09-24 | 2015-01-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Noise decoupling structure with through-substrate vias |
US8809995B2 (en) * | 2012-02-29 | 2014-08-19 | International Business Machines Corporation | Through silicon via noise suppression using buried interface contacts |
Also Published As
Publication number | Publication date |
---|---|
US7071530B1 (en) | 2006-07-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7071530B1 (en) | Multiple layer structure for substrate noise isolation | |
US7023057B2 (en) | CMOS on hybrid substrate with different crystal orientations using silicon-to-silicon direct wafer bonding | |
US9355887B2 (en) | Dual trench isolation for CMOS with hybrid orientations | |
CN100411180C (en) | Semiconductor structure and method for manufacturing semiconductor structure | |
KR101124657B1 (en) | Silicon-on-insulator semiconductor device with silicon layers having different crystal orientations and method of forming the silicon-on-insulator semiconductor device | |
CN101140933B (en) | Semiconductor device and method of manufacture thereof | |
US7932158B2 (en) | Formation of improved SOI substrates using bulk semiconductor wafers | |
US7544548B2 (en) | Trench liner for DSO integration | |
US8058158B2 (en) | Hybrid semiconductor substrate including semiconductor-on-insulator region and method of making the same | |
JPH1050863A (en) | Mos transistor and its manufacturing method | |
US9397233B2 (en) | High voltage deep trench capacitor | |
US7393738B1 (en) | Subground rule STI fill for hot structure | |
KR101395161B1 (en) | Wafer with intrinsic semiconductor layer | |
CN111952237B (en) | Semiconductor element and method for manufacturing the same | |
US20070040218A1 (en) | HYBRID-ORIENTATION TECHNOLOGY BURIED n-WELL DESIGN | |
JP4328708B2 (en) | Manufacturing method of CMOS device and structure including CMOS device | |
US8963281B1 (en) | Simultaneous isolation trench and handle wafer contact formation | |
US20090160014A1 (en) | Semiconductor device and method for manufacturing the same | |
KR20100073418A (en) | Method for fabricating an isolation layer of an semiconductor device | |
KR20100073778A (en) | Semiconductor device and fabricating method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DING, HANYI;FENG, KAI D.;HE, ZHONG-XIANG;AND OTHERS;REEL/FRAME:015611/0714 Effective date: 20050126 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
SULP | Surcharge for late payment |
Year of fee payment: 7 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |