US20060110853A1 - Structure of embedded active components and manufacturing method thereof - Google Patents

Structure of embedded active components and manufacturing method thereof Download PDF

Info

Publication number
US20060110853A1
US20060110853A1 US11/252,572 US25257205A US2006110853A1 US 20060110853 A1 US20060110853 A1 US 20060110853A1 US 25257205 A US25257205 A US 25257205A US 2006110853 A1 US2006110853 A1 US 2006110853A1
Authority
US
United States
Prior art keywords
active components
dielectric layer
embedded
layer
molding plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/252,572
Inventor
Shou-Lung Chen
Cheng-Ta Ko
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Industrial Technology Research Institute ITRI
Original Assignee
Industrial Technology Research Institute ITRI
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Industrial Technology Research Institute ITRI filed Critical Industrial Technology Research Institute ITRI
Assigned to INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE reassignment INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, SHOU-LUNG, KO, CHENG-TA
Publication of US20060110853A1 publication Critical patent/US20060110853A1/en
Priority to US12/232,019 priority Critical patent/US20090008792A1/en
Priority to US12/382,526 priority patent/US8048716B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
    • H01L2224/21—Structure, shape, material or disposition of high density interconnect preforms of an individual HDI interconnect
    • H01L2224/211—Disposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/82009—Pre-treatment of the connector or the bonding area
    • H01L2224/8203—Reshaping, e.g. forming vias
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor

Abstract

A structure of embedded active components and the manufacturing method thereof are provided. The manufacturing steps involve providing a molding plate, and setting several active components on the molding plate as first. A dielectric layer covers the molding plate to cap the active components. An electric circuit is formed on the dielectric layer, in contact with the active components. Finally, the structure with embedded active components is released from the molding plate.

Description

    PRIORITY STATEMENT
  • This Non-provisional application claims priority under 35 U.S.C. § 119(a) on Patent Application No(s). 93135743 filed in Taiwan on Nov. 19, 2004, the entire contents of which are hereby incorporated by reference.
    • BACKGROUND
  • 1. Field of Invention
  • The invention relates to a package structure and the manufacturing method thereof. In particular, it relates to a structure of embedded active components and the method of making the same.
  • 2. Related Art
  • In order to create larger space and to enhance the functions of the module within a limited substrate area, shrunk or embedded passive components are often used to minimize the circuit layout and to reduce the signal transmission distance. Thus, more space is left for installing active components and enhancing the overall performance. Therefore, substrates with passive components such as embedded resistors, capacitors, and inductors are developed.
  • In order to more effectively minimize the packaging of the components, methods of embedding active components (such as IC chips) on a substrate have been developed. The substrate with an embedded IC module as disclosed in the U.S. Pat. No. 5,497,033 has a plurality of chips installed thereon. A molding plate is first used to enclose the chips to be the embedded components. A molding material then covers the chips using the conventional molding method. The chips are thud embedded in the molding material after curing. However, this method completes the whole process of embedding components on the substrate. It is likely to damage other components not to be embedded. The finished substrate is not flexible and has limited applications.
  • In the U.S. Pat. No. 6,027,958, a transferring manufacturing method for the flexible IC components is teached. A semiconductor substrate with silicon on insulator (SOI) structure is provided to form the required IC thereon. An adhesive layer is used to attach another flexible substrate on the IC. Finally, etching is employed to remove the semiconductor substrate, thereby transferring the IC onto the surface of the flexible substrate.
    • SUMMARY
  • In view of the foregoing, an objective of the invention is to provide a structure of embedded active components and the method of making the same. By forming an embedded structure with multiple active components, the alignment problem in subsequent packaging can be solved. Moreover, the active components are electrically tested. Therefore, the invention can effectively increase the product yield.
  • The disclosed method for making the structure of embedded active components includes the steps of; providing a molding plate; disposing with alignment a plurality of active components on the molding plate; covering a dielectric layer on the molding plate to cap the active components; making a circuit on the dielectric layer, in contact with the active components; and releasing the dielectric layer embedded with the active components from the molding plate.
  • The dielectric layer may be a polymer layer. The step of making a circuit on the dielectric layer can be performed by forming a plurality of conductive holes connecting to the active components on the dielectric layer and then forming the circuit passing through the conductive hole.
  • The invention further discloses a structure of embedded active components, which comprises a dielectric layer, a plurality of active components, and a circuit. The active components are embedded into the dielectric layer. The circuit is installed on the dielectric layer and connected to the active components.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention will become more fully understood from the detailed description given hereinbelow illustration only, and thus are not limitative of the present invention, and wherein:
  • FIG. 1 is a schematic view of the disclosed method;
  • FIGS. 2A to 2F are schematic cross-sectional views of the manufacturing process according to an embodiment of the invention; and
  • FIG. 3 is a schematic cross-sectional view of another embodiment of the invention.
    • DETAILED DESCRIPTION
  • The steps of the disclosed method are shown in FIG. 1. First, a molding plate is provided (step 110). Several active components are disposed with alignment on the molding plate (step 120). A dielectric layer is deposited on the molding plate (step 130) to cover the active components. A circuit is made on the dielectric layer (step 140), in contact with the active components. Finally, the molding plate is removed (step 150), releasing the dielectric layer with embedded active components from the molding plate. One then obtains a structure of embedded active components.
  • When the dielectric layer is a polymer layer, it can be a preprocessed or existing polymer layer, such as the Ajinomoto build-up film (ABF) or the resin coated copper foil (RCC). The above process also includes the step of embossing to embed active components into the polymer layer or the step of coating a polymer solution followed by curing to form the dielectric layer. The latter includes the steps of: covering a polymer solution on the active components by spraying, spin-coating, or printing; and curing the polymer solution to form a polymer layer.
  • Step 140 in FIG. 1 makes a circuit on the insulator. Several conductive holes connecting to the active components are first formed on the dielectric layer, followed by forming the circuit passing through the conductive holes.
  • The process in an embodiment of the invention is further described in detail with reference to FIGS. 2A to 2F.
  • As shown in FIG. 2A, a metal mold-departing layer 210 is deposited on a molding plate 200. The molding material can be Teflon that can be readily removed from the molding plate. The mold-departing layer can be made of any other material with a similar property.
  • As shown in FIG. 2B, the active components 220 are disposed with alignment on the molding plate 200.
  • As shown in FIG. 2C, a polymer layer 300 is coated on the molding plate 200 as a dielectric layer to cover the active components. The polymer layer is cured according to the properties of the selected polymer.
  • As shown in FIG. 2D, several conductive holes 310 connecting to the active components 220 are formed on the polymer layer 300. The conductive holes 310 can be formed using laser, etching, or direct exposure. The conductive holes 310 are further processed by desmearing.
  • As shown in FIG. 2E, a metal layer 230 is deposited on the polymer layer 300.
  • Photolithography is employed to transfer the required pattern onto the metal layer 230, forming the circuit with the conductive holes thereon.
  • Finally, as shown in FIG. 2F, the molding plate is released from the polymer layer 300 embedded with active components 220 to form a structure of embedded active components.
  • The structure of embedded active components formed using the process of the disclosed embodiment is shown in FIG. 2F to contain the polymer layer 300, the active components 220, and the circuit. The active components 220 are embedded in the polymer layer 300. The circuit is formed on the polymer layer 300 and connected to the active components 220 via the conductive holes.
  • FIG. 3 shows a cross-sectional view of another embodiment of the invention. The above-mentioned structure of embedded active components can be implanted with soldering balls 240 at the contact points of the circuit for subsequent electrical connections.
  • The disclosed structure of embedded active components can be installed with an arbitrary substrate, such as the semiconductor substrate, flexible substrate, or glass substrate. Since the active components have fixed relative positions, only one alignment is required to fix the positions of all the active components. This can greatly lower the difficulty in subsequent processes and increase the product yield.
  • Certain variations would be apparent to those skilled in the art, which variations are considered within the spirit and scope of the claimed invention.

Claims (18)

1. A method of making a structure of embedded active components, comprising the steps of:
providing a molding plate;
disposing with alignment a plurality of active components on the molding plate;
covering a dielectric layer on the molding plate to cap the active components;
forming an electrical circuit on the dielectric layer to be in electrical communications with the active components; and
releasing the dielectric layer embedded with the active components from the molding plate.
2. The method of claim 1, wherein the dielectric layer is a polymer layer.
3. The method of claim 2, wherein the polymer layer is selected from the group consisting of Ajinomoto build-up film (ABF) and resin coated copper foil (RCC).
4. The method of claim 2 further comprising the step of embedding the active components into the polymer layer by embossing.
5. The method of claim 2, wherein the step of covering a dielectric layer on the molding plate contains the steps of:
covering a polymer solution on the active components; and
curing the polymer solution.
6. The method of claim 5, wherein the step of covering a polymer solution on the active components is implemented using a method selected from spraying, spin-coating, and printing.
7. The method of claim 1, wherein the step of forming an electrical circuit on the dielectric layer includes:
forming a plurality of conductive holes connecting to the active components on the dielectric layer; and
forming an electrical circuit passing through the conductive holes.
8. The method of claim 7, wherein the conductive holes are formed by a method selected from laser drilling, exposure and developing, and etching.
9. The method of claim 7, wherein the step of forming an electrical circuit passing through the conductive holes includes the steps of:
depositing a metal layer on the dielectric layer; and
employing photolithography to transfer a required pattern to the metal layer to form the electrical circuit.
10. The method of claim 7 further comprising the step of desmearing the conductive holes.
11. The method of claim 1, wherein the material of the molding plate if Teflon.
12. The method of claim 1, wherein the molding plate contains a mold-separating layer.
13. The method of claim 12, wherein the mold-separating layer is a metal mold-separating layer.
14. The method of claim 1 further comprising the step of implanting soldering balls at contact points of the electrical circuit.
15. A structure of embedded active components, comprising:
a dielectric layer;
a plurality of active components embedded in the dielectric layer; and
an electrical circuit installed on the dielectric layer and in electrical communications with the active components.
16. The structure of embedded active components as in claim 13, wherein the dielectric layer is a polymer layer.
17. The structure of embedded active components as in claim 13, wherein the dielectric layer has a plurality of conductive holes for the electrical circuit to connect to the active components.
18. The structure of embedded active components as in claim 13 further comprising a plurality of soldering balls installed at contact points of the electrical circuit.
US11/252,572 2004-11-19 2005-10-19 Structure of embedded active components and manufacturing method thereof Abandoned US20060110853A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US12/232,019 US20090008792A1 (en) 2004-11-19 2008-09-10 Three-dimensional chip-stack package and active component on a substrate
US12/382,526 US8048716B2 (en) 2004-11-19 2009-03-18 Structure of embedded active components and manufacturing method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW93135743 2004-11-19
TW093135743A TWI256694B (en) 2004-11-19 2004-11-19 Structure with embedded active components and manufacturing method thereof

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US12/232,019 Continuation-In-Part US20090008792A1 (en) 2004-11-19 2008-09-10 Three-dimensional chip-stack package and active component on a substrate
US12/382,526 Division US8048716B2 (en) 2004-11-19 2009-03-18 Structure of embedded active components and manufacturing method thereof

Publications (1)

Publication Number Publication Date
US20060110853A1 true US20060110853A1 (en) 2006-05-25

Family

ID=36461421

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/252,572 Abandoned US20060110853A1 (en) 2004-11-19 2005-10-19 Structure of embedded active components and manufacturing method thereof
US12/382,526 Expired - Fee Related US8048716B2 (en) 2004-11-19 2009-03-18 Structure of embedded active components and manufacturing method thereof

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/382,526 Expired - Fee Related US8048716B2 (en) 2004-11-19 2009-03-18 Structure of embedded active components and manufacturing method thereof

Country Status (2)

Country Link
US (2) US20060110853A1 (en)
TW (1) TWI256694B (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007137742A1 (en) * 2006-06-01 2007-12-06 Hahn-Schickard Gesellschaft Für Angewandte Forschung E.V. Method for the production of an electronic subassembly, associated subassembly, and assembly comprising at least one such subassembly
EP2019423A3 (en) * 2007-07-26 2010-11-03 Siemens Aktiengesellschaft Standardized power packages independent of the assembly of components
US20110198743A1 (en) * 2010-02-16 2011-08-18 Ivan Nikitin Method of Manufacturing a Semiconductor Device with a Carrier Having a Cavity and Semiconductor Device
US8343810B2 (en) 2010-08-16 2013-01-01 Stats Chippac, Ltd. Semiconductor device and method of forming Fo-WLCSP having conductive layers and conductive vias separated by polymer layers
US20130120949A1 (en) * 2011-11-16 2013-05-16 Tien-Wei SUN Method of manufacturing passive component module
US20170236764A1 (en) * 2016-02-16 2017-08-17 Winbond Electronics Corp. Electronic device package and manufacturing method thereof
CN107170731A (en) * 2017-05-05 2017-09-15 华为技术有限公司 Embedded substrate and its manufacture method
US11445617B2 (en) 2011-10-31 2022-09-13 Unimicron Technology Corp. Package structure and manufacturing method thereof

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5151769A (en) * 1991-04-04 1992-09-29 General Electric Company Optically patterned RF shield for an integrated circuit chip for analog and/or digital operation at microwave frequencies
US5452182A (en) * 1990-04-05 1995-09-19 Martin Marietta Corporation Flexible high density interconnect structure and flexibly interconnected system
US5497182A (en) * 1993-09-28 1996-03-05 Samsung Electronics Co., Ltd. Printer having a rotating drum
US6027958A (en) * 1996-07-11 2000-02-22 Kopin Corporation Transferred flexible integrated circuit
US20020027273A1 (en) * 2000-09-04 2002-03-07 Siliconware Precision Industries Co., Ltd. Semiconductor package and fabricating method thereof
US6479890B1 (en) * 1998-01-22 2002-11-12 Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. Semiconductor microsystem embedded in flexible foil
US6717248B2 (en) * 1999-05-07 2004-04-06 Amkor Technology, Inc. Semiconductor package and method for fabricating the same

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5353498A (en) * 1993-02-08 1994-10-11 General Electric Company Method for fabricating an integrated circuit module
US6465743B1 (en) * 1994-12-05 2002-10-15 Motorola, Inc. Multi-strand substrate for ball-grid array assemblies and method
US5891795A (en) * 1996-03-18 1999-04-06 Motorola, Inc. High density interconnect substrate
TW473947B (en) * 2001-02-20 2002-01-21 Siliconware Precision Industries Co Ltd Substrate structure of semiconductor packaging article
DE10137184B4 (en) * 2001-07-31 2007-09-06 Infineon Technologies Ag Method for producing an electronic component with a plastic housing and electronic component
FI119215B (en) * 2002-01-31 2008-08-29 Imbera Electronics Oy A method for immersing a component in a substrate and an electronic module
JP3666591B2 (en) * 2002-02-01 2005-06-29 株式会社トッパンＮｅｃサーキットソリューションズ Manufacturing method of semiconductor chip mounting substrate
JP2004186422A (en) * 2002-12-03 2004-07-02 Shinko Electric Ind Co Ltd Electronic part mounting structure and manufacturing method thereof
JP4489411B2 (en) * 2003-01-23 2010-06-23 新光電気工業株式会社 Manufacturing method of electronic component mounting structure
US20040219711A1 (en) * 2003-04-30 2004-11-04 Bi-Chu Wu Method for manufacturing a polymer chip and an integrated mold for the same

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5452182A (en) * 1990-04-05 1995-09-19 Martin Marietta Corporation Flexible high density interconnect structure and flexibly interconnected system
US5151769A (en) * 1991-04-04 1992-09-29 General Electric Company Optically patterned RF shield for an integrated circuit chip for analog and/or digital operation at microwave frequencies
US5497182A (en) * 1993-09-28 1996-03-05 Samsung Electronics Co., Ltd. Printer having a rotating drum
US6027958A (en) * 1996-07-11 2000-02-22 Kopin Corporation Transferred flexible integrated circuit
US6479890B1 (en) * 1998-01-22 2002-11-12 Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. Semiconductor microsystem embedded in flexible foil
US6717248B2 (en) * 1999-05-07 2004-04-06 Amkor Technology, Inc. Semiconductor package and method for fabricating the same
US20020027273A1 (en) * 2000-09-04 2002-03-07 Siliconware Precision Industries Co., Ltd. Semiconductor package and fabricating method thereof

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007137742A1 (en) * 2006-06-01 2007-12-06 Hahn-Schickard Gesellschaft Für Angewandte Forschung E.V. Method for the production of an electronic subassembly, associated subassembly, and assembly comprising at least one such subassembly
DE102006025553B4 (en) 2006-06-01 2020-01-16 Hahn-Schickard-Gesellschaft für angewandte Forschung e.V. Method of manufacturing an electronic assembly
EP2019423A3 (en) * 2007-07-26 2010-11-03 Siemens Aktiengesellschaft Standardized power packages independent of the assembly of components
US20110198743A1 (en) * 2010-02-16 2011-08-18 Ivan Nikitin Method of Manufacturing a Semiconductor Device with a Carrier Having a Cavity and Semiconductor Device
US9006873B2 (en) 2010-02-16 2015-04-14 Infineon Technologies Ag Method of manufacturing a semiconductor device with a carrier having a cavity and semiconductor device
US8513062B2 (en) * 2010-02-16 2013-08-20 Infineon Technologies Ag Method of manufacturing a semiconductor device with a carrier having a cavity and semiconductor device
US8836114B2 (en) 2010-08-16 2014-09-16 Stats Chippac, Ltd. Semiconductor device and method of forming Fo-WLCSP having conductive layers and conductive vias separated by polymer layers
US8343810B2 (en) 2010-08-16 2013-01-01 Stats Chippac, Ltd. Semiconductor device and method of forming Fo-WLCSP having conductive layers and conductive vias separated by polymer layers
US11445617B2 (en) 2011-10-31 2022-09-13 Unimicron Technology Corp. Package structure and manufacturing method thereof
US20130120949A1 (en) * 2011-11-16 2013-05-16 Tien-Wei SUN Method of manufacturing passive component module
US9125320B2 (en) * 2011-11-16 2015-09-01 Dyi-chung Hu Method of manufacturing passive component module
US20170236764A1 (en) * 2016-02-16 2017-08-17 Winbond Electronics Corp. Electronic device package and manufacturing method thereof
US10121696B2 (en) * 2016-02-16 2018-11-06 Winbond Electronics Corp. Electronic device package and manufacturing method thereof
CN107170731A (en) * 2017-05-05 2017-09-15 华为技术有限公司 Embedded substrate and its manufacture method

Also Published As

Publication number Publication date
TWI256694B (en) 2006-06-11
TW200618127A (en) 2006-06-01
US20090179347A1 (en) 2009-07-16
US8048716B2 (en) 2011-11-01

Similar Documents

Publication Publication Date Title
US8048716B2 (en) Structure of embedded active components and manufacturing method thereof
US20090008792A1 (en) Three-dimensional chip-stack package and active component on a substrate
US6271469B1 (en) Direct build-up layer on an encapsulated die package
US7968799B2 (en) Interposer, electrical package, and contact structure and fabricating method thereof
US6025995A (en) Integrated circuit module and method
US5747222A (en) Multi-layered circuit substrate and manufacturing method thereof
US20010009779A1 (en) Circuit chip package and fabrication method
EP2705735B1 (en) Method for manufacturing printed circuit board
US9900997B2 (en) Manufacturing method of a rigid flex board module
US7936061B2 (en) Semiconductor device and method of manufacturing the same
KR20060012043A (en) Cof flexible printed wiring board and method of producing the wiring board
US7435675B2 (en) Method of providing a pre-patterned high-k dielectric film
KR20030060914A (en) Microelectronic substrate with integrated devices
US20070290366A1 (en) Embedded chip package structure and fabricating method thereof
US7898068B2 (en) Integrated circuit micro-module
KR101878242B1 (en) Wiring substrate and method of manufacturing the same
KR20210157867A (en) Embedded packaging method capable of realizing heat dissipation
US20080157394A1 (en) Semiconductor packages, stacked semiconductor packages, and methods of manufacturing the semiconductor packages and the stacked semiconductor packages
US7556984B2 (en) Package structure of chip and the package method thereof
US20100025095A1 (en) Device Carrying an Intergrated Circuit/Components and Method of Producing the Same
KR101971402B1 (en) Manufacturing method of pcb using transparent carrier
US20040074865A1 (en) Hybrid interconnect substrate and method of manufacture thereof
US8603858B2 (en) Method for manufacturing a semiconductor package
CN109686669B (en) Integrated circuit packaging method and packaging structure
US7838333B2 (en) Electronic device package and method of manufacturing the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, SHOU-LUNG;KO, CHENG-TA;REEL/FRAME:017120/0853

Effective date: 20050907

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION