US20060084215A1 - Semiconductor device and method for manufacturing the same - Google Patents
Semiconductor device and method for manufacturing the same Download PDFInfo
- Publication number
- US20060084215A1 US20060084215A1 US11/289,279 US28927905A US2006084215A1 US 20060084215 A1 US20060084215 A1 US 20060084215A1 US 28927905 A US28927905 A US 28927905A US 2006084215 A1 US2006084215 A1 US 2006084215A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor
- film
- gate electrode
- insulating film
- oxide film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 180
- 238000000034 method Methods 0.000 title claims description 52
- 238000004519 manufacturing process Methods 0.000 title claims description 26
- 238000005530 etching Methods 0.000 claims description 26
- 239000012535 impurity Substances 0.000 claims description 22
- 230000008569 process Effects 0.000 description 32
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 30
- 229910052814 silicon oxide Inorganic materials 0.000 description 29
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 22
- 229920005591 polysilicon Polymers 0.000 description 22
- 239000010410 layer Substances 0.000 description 20
- 229910052581 Si3N4 Inorganic materials 0.000 description 17
- 239000000758 substrate Substances 0.000 description 17
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 16
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 15
- 229910052710 silicon Inorganic materials 0.000 description 15
- 239000010703 silicon Substances 0.000 description 15
- 239000003990 capacitor Substances 0.000 description 14
- 239000011229 interlayer Substances 0.000 description 10
- 229910021332 silicide Inorganic materials 0.000 description 10
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 6
- 230000000694 effects Effects 0.000 description 6
- 239000007772 electrode material Substances 0.000 description 6
- 230000003647 oxidation Effects 0.000 description 6
- 238000007254 oxidation reaction Methods 0.000 description 6
- 238000000231 atomic layer deposition Methods 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 238000010438 heat treatment Methods 0.000 description 5
- 238000005468 ion implantation Methods 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 238000001459 lithography Methods 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 4
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- 239000000470 constituent Substances 0.000 description 3
- 239000007789 gas Substances 0.000 description 3
- 238000004151 rapid thermal annealing Methods 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 238000001994 activation Methods 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910021341 titanium silicide Inorganic materials 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- PEUPIGGLJVUNEU-UHFFFAOYSA-N nickel silicon Chemical compound [Si].[Ni] PEUPIGGLJVUNEU-UHFFFAOYSA-N 0.000 description 1
- 238000005121 nitriding Methods 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
- H01L27/1211—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
- H01L29/78648—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate arranged on opposing sides of the channel
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/056—Making the transistor the transistor being a FinFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7853—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection
- H01L29/7854—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection with rounded corners
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/315—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/37—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate
Definitions
- This invention relates to a semiconductor device and a method for manufacturing the same.
- MIS transistors are miniaturized and the gate lengths (channel lengths) thereof are made shorter. As the channel length becomes shorter, a punch-through phenomenon more easily tends to occur between the source and drain, and degradation of the transistor characteristic, for example, an increase in the leakage current will be caused.
- a MIS transistor (Gate-All-Around structure MIS transistor) having an island-form semiconductor structure formed with a rectangular parallelepiped form on a substrate and surrounded by a gate electrode is proposed in a document 1 (J. P. Colinge et al., “SILICON-ON-INSULATOR ‘GATE-ALL-AROUND DEVICE’”, IEDM 1990, 25. 4, pp. 595-598).
- the MIS transistor is formed as follows. First, an island-form semiconductor structure is formed on a buried oxide film (BOX film).
- the buried oxide film is etched by the use of a photoresist mask to form a cavity in a region directly under a channel forming region of the island form semiconductor structure and a region around the above region.
- a gate electrode material film is formed on the entire surface containing the cavity and the gate electrode material film is patterned to form a gate electrode which crosses the island-form semiconductor structure.
- the gate electrode which surrounds the channel forming region of the island-form semiconductor structure is formed. Since the island-form semiconductor structure also functions as an etching mask when the gate electrode material film is patterned, the gate electrode is formed to have extension portions in the cavity under the source and drain regions.
- the cavity and gate electrode are formed by the use of lithography technology.
- lithography technology since an alignment error occurs, a gate electrode pattern will be formed in position shifted from the center of the cavity pattern.
- the width of the extension portion of the gate electrode which lies under the source region becomes greatly different from the width of the extension portion thereof lying under the drain region. Therefore, only one of the overlap capacitance between the gate and source and the overlap capacitance between the gate and drain becomes larger, having a bad effect on the characteristic of the MIS transistor.
- MIS transistor (Omega-Fin structure MIS transistor) having an island-form semiconductor structure surrounded by a gate electrode except the central portion of the undersurface of the island-form semiconductor structure is proposed in a document 2 (Fu-Liang Yang et al., “25 nm CMOS Omega FETs”, IEDM 2002, 10. 3, pp. 255-258).
- the MIS transistor is formed as follows. First, an island-form semiconductor structure is formed on a buried oxide film. Then, the buried oxide film is etched with the island-form semiconductor structure used as a mask to form a depression portion in the buried oxide film.
- the buried oxide film under the end portion of the island-form semiconductor structure is also etched to from an undercut portion under the island-form semiconductor structure.
- a gate electrode material film is formed on the entire surface containing the undercut portion and the gate electrode material film is patterned to form a gate electrode which crosses the island-form semiconductor structure.
- the gate electrode is not formed in a position corresponding to the undercut portion under the source and drain regions. That is, unlike the proposal of the document 1, the gate electrode has no extension portion under the source and drain regions.
- the distance between the source and drain regions is generally longer in the lower portion of the island form semiconductor structure than in the upper portion thereof.
- the gate electrode since the gate electrode has no extension portion under the source and drain regions, offsets occur between the gate electrode and the source region and between the gate electrode and the drain region to significantly degrade the characteristics of the MIS transistor.
- the undercut portion is formed in the entire portion under the island-form semiconductor structure, it is difficult to sufficiently fixedly hold the island-form semiconductor structure and there occurs a problem that the island-form semiconductor structure will fall down in the manufacturing process.
- Gate-All-Around structure MIS transistors and Omega-Fin structure MIS transistors are proposed.
- conventional MIS transistors with the above structures have a problem that the positional relationship between the gate electrode and the source/drain region cannot be optimized. Thus, it is difficult to attain a semiconductor device which has excellent characteristics and reliability.
- a semiconductor device comprises an underlying insulating film having a depression; a semiconductor structure which includes a first semiconductor portion having a portion formed on the underlying insulating film and a first overlap portion which overlaps the depression and containing an impurity element for source/drain, a second semiconductor portion having a portion formed on the underlying insulating film and a second overlap portion which overlaps the depression and is disposed to face the first overlap portion and containing an impurity element for source/drain, and a third semiconductor portion disposed between the first and second semiconductor portions and having a portion disposed above the depression, wherein overlap width of the first overlap portion and overlap width of the second overlap portion are equal to each other; a gate electrode including a first electrode portion covering upper and side surfaces of the third semiconductor portion and a second electrode portion formed in the depression; and a gate insulating film interposed between the semiconductor structure and the gate electrode.
- a method of manufacturing a semiconductor device comprises forming a semiconductor structure which includes a first semiconductor portion, a second semiconductor portion and a third semiconductor portion disposed between the first and second semiconductor portions, on an underlying insulating film; forming a dummy structure covering upper and side surfaces of the third semiconductor portion; forming an insulating portion covering a surface of the first semiconductor portion, a surface of the second semiconductor portion and a side surface of the dummy structure; removing the dummy structure to expose the third semiconductor portion and the underlying insulating film under the dummy structure; forming a depression in the underlying insulating film by etching an exposed portion and a portion adjacent to the exposed portion of the underlying insulating film; and forming a gate electrode with a gate insulating film interposed between the third semiconductor portion and the gate electrode, the gate electrode including a first electrode portion covering upper and side surfaces of the third semiconductor portion and a second electrode portion formed in the depression.
- FIG. 1 is a perspective view schematically showing the basic configuration of a semiconductor device according to a first embodiment of this invention
- FIG. 2 is a plan view schematically showing the basic configuration of the semiconductor device according to the first embodiment of this invention
- FIGS. 3A to 3 C are cross-sectional views each schematically showing the basic configuration of the semiconductor device according to the first embodiment of this invention.
- FIGS. 4A to 4 C are cross-sectional views showing part of a manufacturing process of the semiconductor device according to the first embodiment of this invention.
- FIGS. 5A to 5 C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention.
- FIGS. 6A to 6 C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention.
- FIGS. 7A to 7 C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention.
- FIGS. 8A to 8 C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention.
- FIGS. 9A to 9 C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention.
- FIGS. 10A to 10 C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention.
- FIGS. 11A to 11 C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention.
- FIGS. 12A to 12 C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention.
- FIGS. 13A to 13 C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention.
- FIGS. 14A to 14 C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention.
- FIGS. 15A and 15B are cross-sectional views showing a modification of the manufacturing process of the semiconductor device according to the first embodiment of this invention.
- FIG. 16 is a cross-sectional view showing a modification of the manufacturing process of the semiconductor device according to the first embodiment of this invention.
- FIG. 17 is a perspective view schematically showing the basic configuration of a semiconductor device according to a second embodiment of this invention.
- FIG. 18 is a plan view schematically showing the basic configuration of the semiconductor device according to the second embodiment of this invention.
- FIGS. 19A to 19 D are cross-sectional views each schematically showing the basic configuration of the semiconductor device according to the second embodiment of this invention.
- FIG. 20 is a plan view schematically showing one example of the basic configuration of a semiconductor device according to a third embodiment of this invention.
- FIG. 21 is a plan view schematically showing another example of the basic configuration of the semiconductor device according to the third embodiment of this invention.
- FIG. 22 is a plan view schematically showing one example of the basic configuration of a semiconductor device according to a fourth embodiment of this invention.
- FIG. 23 is a plan view schematically showing another example of the basic configuration of the semiconductor device according to the fourth embodiment of this invention.
- FIG. 24 is a cross-sectional view schematically showing the configuration of a semiconductor device according to a fifth embodiment of this invention.
- FIG. 25 is a cross-sectional view schematically showing the configuration of a semiconductor device according to a sixth embodiment of this invention.
- FIG. 1 is a perspective view schematically showing the basic configuration of a semiconductor device according to a first embodiment of this invention and FIG. 2 is a plan view showing the semiconductor device of FIG. 1 .
- FIG. 3A is a cross sectional view taken along the A-A′ line of FIG. 2
- FIG. 3B is a cross sectional view taken along the B-B′ line of FIG. 2
- FIG. 3C is a cross sectional view taken along the C-C′ line of FIG. 2 .
- the gate electrode is shown separately from the other structure, but in practice, the gate electrode is formed in contact with the other structure. Further, in FIG. 1 and FIGS. 3A to 3 C, contacts and wirings shown in FIG. 2 are omitted.
- a buried oxide film (BOX film) 102 having a depression portion 120 is formed as a underlying insulating film on a p-type silicon substrate (semiconductor substrate) 101 with an impurity concentration of approximately 5 ⁇ 10 15 cm ⁇ 3 .
- An island-form semiconductor structure 103 formed of single crystal silicon is formed on the buried oxide film 102 .
- the semiconductor structure 103 has a semiconductor portion 103 a , a semiconductor portion 103 b and a semiconductor portion 103 c disposed between the semiconductor portions 103 a and 103 b .
- the width of the semiconductor structure 103 in the channel width direction is approximately 20 nm and the height thereof is approximately 20 nm.
- Impurities of low concentration (approximately 5 ⁇ 10 17 cm ⁇ 3 or lower) are contained in the channel forming region of a transistor.
- source and drain regions source and drain regions 111 a and 111 b of low concentration, source and drain regions 113 a and 113 b of high concentration) are formed on both sides of the channel forming region.
- a gate electrode 116 has an electrode portion 116 a disposed to cover the upper and side surfaces of the semiconductor portion 103 c and an electrode portion 116 b formed in the depression portion 120 of the buried oxide film 102 .
- the semiconductor structure 103 is surrounded by the electrode portions 116 a and 116 b and a region surrounded by the electrode portion 116 a corresponds to the semiconductor portion 103 c .
- a gate insulating film 115 is disposed between the gate electrode 116 and the semiconductor structure 103 .
- Silicon nitride films 110 and silicon oxide films 112 are formed as side wall insulating films on both sides of the electrode portion 116 a and interlayer insulating films 114 are formed outside the side wall insulating films. The surfaces of the semiconductor portions 103 a and 103 b are covered with the insulating portions formed of the side wall insulating films and interlayer insulating films 114 . In FIG. 1 , the silicon nitride films 110 and silicon oxide films 112 are not drawn, but the silicon nitride films 110 and silicon oxide films 112 are formed in regions of the interlayer insulating films 114 which face each other with the gate electrode 116 disposed therebetween.
- the depression portion 120 formed in the buried oxide film 102 has extension portions 120 a and 120 b . Since the extension portions 120 a and 120 b are formed by an isotropic etching process as will be described later, the widths of the extension portions 120 a and 120 b are equal to each other. That is, the width of a portion of the semiconductor portion 103 a which overlaps the depression portion 120 and the width of a portion of the semiconductor portion 103 b which overlaps the depression portion 120 are equal to each other.
- the depression portion 120 has the extension portions 120 a and 120 b and the electrode portion 116 b of the gate electrode 116 is aligned with the depression portion 120 , the length Lb of the electrode portion 116 b in the channel length direction is greater than the length La of the electrode portion 116 a in the channel length direction. Further, the width Lb 1 of an extension portion 116 b 1 of the electrode portion 116 b in the channel length direction and the width Lb 2 of an extension portion 116 b 2 in the channel length direction are equal to each other.
- the distance between the source region 111 a and the drain region 111 b becomes longer in a portion which is separated farther away from the upper portion of the semiconductor structure 103 towards the lower portion. Therefore, if the length of the gate electrode in the channel length direction is kept constant, there occurs a possibility that an offset structure will be made in a lower region of the semiconductor structure 103 . In the present embodiment, since the gate electrode 116 has the extension portions 116 b 1 and 116 b 2 , formation of the offset structure can be prevented.
- the width of the extension portion 120 a of the depression portion 120 and the width of the extension portion 120 b are made equal to each other, that is, the width Lb 1 of the extension portion 116 b 1 of the gate electrode 116 and the width Lb 2 of the extension portion 116 b 2 are made equal to each other. Therefore, the overlap capacitance between the gate electrode and the source region and the overlap capacitance between the gate electrode and the drain region can be made equal to each other. Further, as will be described later, since the depression portion 120 is not dependent on the lithography process, it can be formed without taking the margin for the alignment error into consideration. Therefore, the overlap capacitance itself can be reduced. Thus, in the present embodiment, the positional relationship between the gate electrode and the source/drain region can be optimized in all of transistors formed in the same wafer or in the same integrated circuit chip and a semiconductor device having excellent characteristics and reliability can be attained.
- the channel region can be completely depleted by the gate electrode 116 and occurrence of the punch-through phenomenon between the source and drain can be prevented by setting the width of the semiconductor structure 103 in the channel width direction equal to or less than approximately 20 nm.
- the impurity concentration of the channel region can be set lower than that in the normal planar type MIS transistor, the decrease of mobility in the channel region due to high concentration impurities can be suppressed.
- the edge portions of the semiconductor portions 103 a and 103 b of the semiconductor structure 103 are formed in contact with the buried oxide film (underlying insulating film) 102 . Therefore, the semiconductor structure 103 can be sufficiently fixedly held and a problem that the semiconductor structure will fall down in the manufacturing process can be prevented.
- FIGS. 4A to 14 A correspond to the cross sections taken along the A-A′ line of FIG. 2
- FIGS. 4B to 14 B correspond to the cross sections taken along the B-B′ line of FIG. 2
- FIGS. 4C to 14 C correspond to the cross sections taken along the C-C′ line of FIG. 2 .
- a (100) p-type silicon substrate (semiconductor substrate) 101 with an impurity concentration of approximately 5 ⁇ 10 15 cm ⁇ 3 a buried oxide film (BOX film: underlying insulating film) 102 with a thickness of approximately 200 nm and a (100) p-type silicon layer (semiconductor layer) 103 with an impurity concentration of approximately 5 ⁇ 10 15 cm ⁇ 3 is prepared.
- BOX film underlying insulating film
- an SOI substrate obtained by subjecting a substrate formed by an SIMOX method to a thermal oxidation process and wet etching process and reducing the thickness thereof or an SOI substrate formed by use of a laminating method may be used. It is preferable to set the thickness of the silicon layer 103 to approximately 10 nm to 30 nm. In this example, it is set to approximately 2.0 nm. It is preferable to set the uniformity of the thickness of the silicon layer 103 within ⁇ 5% in the entire portion of the wafer.
- the plane direction of the silicon layer 103 is not necessarily set to the same as the plane direction of the silicon substrate 101 and a plane direction which causes the best element characteristic can be set. For example, two silicon substrates may be laminated with an angle of 45 degrees made therebetween and then the silicon layer 103 may be formed by reducing the thickness of one of the two silicon substrates. Further, a glass substrate can be used instead of the silicon substrate 101 .
- an impurity layer of low concentration (concentration of approximately 5 ⁇ 10 17 cm ⁇ 3 ) is formed in the channel forming region of the transistor by ion implantation.
- the channel of the transistor of the present embodiment can be completely depleted, it is difficult to control the threshold voltage even if an impurity layer is formed in the channel forming region. Therefore, the ion-implantation process for formation of the channel impurity layer can be omitted.
- a thermal oxide film 104 with a thickness of approximately 2 nm and a silicon nitride film 105 with a thickness of approximately 50 nm are formed.
- a resist pattern (not shown) is formed on the silicon nitride film 105 by the lithography process.
- the resist pattern is formed by use of an electron beam exposure process.
- the thermal oxide film 104 and silicon nitride film 105 are processed with the resist pattern used as a mask and a mask layer formed of the thermal oxide film 104 and silicon nitride film 105 is formed.
- the silicon layer is etched by using the thus formed mask layer as a mask to form an island-form semiconductor structure (Fin structure) 103 .
- the height (thickness) and width of the semiconductor structure 103 are set to approximately 20 nm. Since damage caused at the etching time may be left behind on the side surface of the semiconductor structure 103 in some cases, a process for eliminating the etching damage is performed.
- the side surface of the semiconductor structure 103 is oxidized to form a thin oxide film (approximately 1 nm) and a process for eliminating the thin oxide film is performed. Further, the etching damage can be eliminated by use of the ashing process and wet process. If the etching process which causes less etching damage is used, the above process can be omitted.
- the side surface of the semiconductor structure 103 may be vertically set, but may be inclined with an angle of approximately 85 degrees, for example.
- a thermal oxide film 151 may be formed by a high-temperature thermal oxidation process of approximately 1000° C. as shown in FIGS. 15A and 15B .
- the corner portion of the semiconductor structure 103 can be rounded with a radius of approximately 5 nm.
- the side surface of the semiconductor structure 103 is covered with an oxide film (not shown).
- an oxide film formed in the etching damage eliminating process can be used.
- the silicon nitride film 105 is removed by use of hot phosphoric acid.
- the thermal oxide film 104 is removed by the wet etching process.
- an oxide film 106 with a thickness of approximately 2 nm is formed as a dummy gate insulating film on the upper and side surfaces of the semiconductor structure 103 .
- the buried oxide film 102 is slightly etched in the etching process for the thermal oxide film 104 .
- the etching condition is adjusted so as to prevent the buried oxide film 102 under the lower surface of the semiconductor structure 103 from being eroded by etching.
- a polysilicon film 108 with a thickness of approximately 30 nm is deposited on the entire surface.
- the polysilicon film 108 is made flat by a CMP (Chemical Mechanical Polishing) process, for example.
- CMP Chemical Mechanical Polishing
- a silicon oxide film 109 with a thickness of approximately 50 nm is formed as a mask layer on the flat polysilicon film 108 by the CVD method.
- the silicon oxide film 109 is etched by using a resist pattern (not shown) corresponding to a gate electrode pattern as a mask.
- a dummy gate electrode 108 is formed by etching the polysilicon film 108 with the patterned silicon oxide film 109 used as a mask.
- the etching-process is performed in an etching condition of high selective ratio so as to leave the silicon oxide film 106 on the upper and side surfaces of the semiconductor structure 103 .
- a region directly below the thus formed dummy gate electrode 108 corresponds to the semiconductor portion 103 c of the semiconductor structure 103 .
- a silicon nitride film 110 with a thickness of approximately 10 nm is deposited on the side surfaces of the dummy gate electrode 108 and silicon oxide film 109 .
- impurities are ion-implanted with the silicon oxide film 109 and dummy gate electrode 108 used as a mask to form a source region 111 a and drain region 111 b of low impurity concentration in the semiconductor structure 103 .
- a silicon oxide film 112 with a thickness of approximately 10 nm is deposited.
- the silicon oxide film 112 and silicon nitride film 110 are etched by an RIE process.
- portions of the silicon oxide film 112 and silicon nitride film 110 are left behind along the side wall of the dummy gate electrode 108 .
- the silicon oxide film 112 and silicon nitride film 110 are also left behind on the side wall of the semiconductor structure 103 .
- an ion implantation process of arsenic (As) ions is performed to form a source region 113 a and drain region 113 b of high impurity concentration in the semiconductor structure 103 .
- both of the source/drain regions (extension regions) of low impurity concentration and the source/drain regions of high impurity concentrations are formed, but it is also possible to use single source/drain regions.
- a silicon oxide film 114 (interlayer insulating film) with a thickness of approximately 100 nm is deposited on the entire surface by the CVD method. Then, a heat treatment of 1000° C. for about 10 seconds is performed by an RTA (Rapid Thermal Annealing) method. The heat treatment is also used as an activation process for the source/drain regions. In the heat treatment, the heat treatment temperature is set so as to prevent impurities of the source/drain regions from being excessively diffused and prevent the channel length from becoming excessively small. After this, the silicon oxide film 114 is made flat by the CMP method to expose the surface of the dummy gate electrode 108 .
- RTA Rapid Thermal Annealing
- the exposed dummy gate electrode 108 is selectively removed by a chemical dry etching process using CF 4 gas and N 2 gas. As a result, the surfaces of the buried oxide film 102 and silicon oxide film 106 under the dummy gate electrode 108 are exposed. The silicon oxide film 112 and silicon nitride film 110 formed on the side wall of the dummy gate electrode 108 are scarcely etched.
- the exposed buried oxide film 102 and silicon oxide film 106 are etched by a wet etching process using, for example, dilute hydrofluoric acid to form a depression portion 120 in the buried oxide film 102 .
- the side surface of the silicon oxide film 114 is protected by the silicon nitride film 110 and is not etched. Since the etching process is an isotropic etching process, the etching proceeds in depth and lateral directions and an adjacent portion of the exposed buried oxide film 102 is also etched. Therefore, the etching proceeds to a region directly under the semiconductor structure 103 and the depression portion 120 is formed in the entire portion under the semiconductor portion 103 c . Further, extension portions 120 a and 120 b are formed under the semiconductor portions 103 a and 103 b . The widths of the extension portions 120 a and 120 b in the channel length direction are set equal to each other.
- the depression portion 120 is formed in the entire portion under the semiconductor portion 103 c , it is necessary to set the etching width in the lateral direction (the widths of the extension portions 120 a and 120 b ) to at least W/2 in the case where the width of the semiconductor structure 103 is set to W. Further, in order to form the depression portion 120 in the entire portion under the semiconductor portion 103 c without fail, the etching amount is so set to make the etching width greater than W/2. However, if the etching width is set excessively, the overlap width of the gate electrode and the source/drain region will become great when the gate electrode is formed in the depression portion 120 . Therefore, it is desirable to set the etching width equal to or less than W. In the present embodiment, since the width W of the semiconductor structure 103 is 20 nm, the etching width is set to 15 nm. That is, the widths of the extension portions 120 a and 120 b are set to 15 nm.
- a silicon oxide film with a thickness of approximately 1.5 nm is formed at a temperature of approximately 700° C. on the exposed surface of the semiconductor structure 103 by a radical oxidation method. Further, the silicon oxide film surface is nitrided by a radical nitriding method to form a gate insulating film 115 which is formed of a silicon oxynitride film (SiON film).
- a radical oxidation method By using the radical oxidation method, a silicon oxide film which is less irregular can be formed on the surface of the semiconductor structure 103 . Therefore, a lowering in the channel mobility caused by channel interface scattering can be suppressed. Further, in the radical oxidation process, since the film thickness of the silicon oxide film is determined by the temperature, a variation in the film thickness of the silicon oxide film can be suppressed.
- a high dielectric constant film formed of a metal oxide such as a tantalum oxide film (Ta 2 O 5 film), an HfSiON film formed by adding nitrogen to an Hf silicate film, an HfO 2 film, a Zr silicate film, or the like can be used.
- the relative dielectric constant ⁇ r of the Ta 2 O 5 film for example, is approximately 20 to 27 and is considerably greater than the relative dielectric constant ⁇ r (approximately 3.9) of the silicon oxide film. Therefore, the equivalent oxide film thickness can be set equal to or less than 1 nm.
- a silicon oxide film with a thickness of approximately 0.5 nm may be formed to reduce the interface state density and a high dielectric constant film such as a Ta 2 O 5 film may be formed on the silicon oxide film.
- a high dielectric constant film can be formed by use of an ALD (Atomic Layer Deposition) CVD method.
- an SiO 2 film with a thickness of approximately 0.3 nm by use of the ALD method
- an HfO 2 film with a thickness of approximately 1 nm by use of the ALD method
- an Si 3 N 4 film with a thickness of approximately 0.3 nm by use of the ALD method
- an anneal process of approximately 400° C. may be performed.
- a polysilicon film 116 is deposited to a thickness of approximately 60 nm on the entire surface at a temperature of approximately 700° C. by an LPCVD method using silane gas, for example.
- the polysilicon film 116 is also formed in the depression portion 120 under the semiconductor structure 103 .
- N-type impurities (As, P or the like) with a concentration of approximately 3 ⁇ 10 20 cm ⁇ 3 are doped into the polysilicon film of an N-channel transistor region and P-type impurities (B or the like) with a concentration of approximately 3 ⁇ 10 20 cm ⁇ 3 are doped into the polysilicon film of a P-channel transistor region by the ion implantation process, for example.
- the activation process is performed at 900° C. for approximately 10 seconds by RTA.
- a metal film TiN film, Mo film, W film, Al film or the like
- a metal silicide film nickel silicide (NiSi) film, cobalt silicide (CoSi) film, titanium silicide (TiSi 2 ) film or the like
- a stack film of a polysilicon film and metal film or a stack film of a polysilicon film and metal silicide film may be used as the gate electrode.
- the alignment state of the gate electrode material such as TiN can be adjusted and the threshold voltage of the transistor can be adjusted by using a difference between the work functions of the gate insulating film and gate electrode.
- a Ni film is formed on the polysilicon film and a Ni silicide film is formed by performing the heat treatment to react the Ni film with the polysilicon film.
- optimum work functions can be given to the gate electrodes of the N-channel and P-channel transistors.
- the work function of the Ni silicide electrode of the N-channel transistor can be set to approximately 4.2 eV and the work function of the Ni silicide electrode of the P-channel transistor can be set to approximately 4.9 eV.
- the polysilicon film 116 is subjected to the flattening process by the CMP method.
- the flattening process a portion of the polysilicon film 116 which lies on the interlayer insulating film 114 is removed.
- a gate electrode 116 which surrounds the semiconductor structure 103 is formed.
- the polysilicon film 116 may be patterned with the resist pattern 161 used as a mask. In this case, a T-shaped gate electrode 116 can be formed and the wiring resistance of the gate electrode can be lowered.
- a silicon oxide film is deposited as an interlayer insulating film 117 on the entire surface by the CVD method. Then, contact holes are formed in the interlayer insulating film 117 . Further, the contact holes are filled with a W film, Al film or TiN film/Ti film to form contact plugs 118 . After this, an Al wiring 119 connected to the contact plugs 118 is formed. Then, a passivation film (not shown) is formed on the entire surface.
- the buried oxide film 102 is exposed by removing the dummy gate electrode 108 and the exposed portion of the buried oxide film 102 is etched and removed to form the depression portion 120 . Since the buried oxide film 102 is isotropically etched, the depression portion 120 extends to under the semiconductor portions 103 a and 103 b of the semiconductor structure 103 and the widths of the extension portions 120 a and 120 b become equal to each other. Therefore, the width in the channel direction of the electrode portion 116 b of the gate electrode 116 formed in the depression portion 120 can be increased and the overlap width of the gate electrode and the source region and the overlap width of the gate electrode and the drain region can be made equal to each other. As a result, as is already described, the positional relationship between the gate electrode and the source/drain region can be optimized for all transistors formed in the same wafer or the same integrated circuit chip. Thus, a semiconductor device which is excellent in characteristics and reliability can be attained.
- the edge portions of the semiconductor portions 103 a and 103 b of the semiconductor structure 103 are formed in contact with the buried oxide film 102 . Therefore, the semiconductor structure 103 can be sufficiently fixedly held during the manufacturing process and occurrence of a problem that the semiconductor structure 103 will fall down in the manufacturing process can be prevented.
- FIG. 17 is a perspective view showing the configuration of a semiconductor device according to a second embodiment of this invention and FIG. 18 is a plan view of the semiconductor device shown in FIG. 17 .
- FIG. 19A is a cross sectional view taken along the A-A′ line of FIG. 18
- FIG. 19B is a cross sectional view taken along the B-B′ line of FIG. 18
- FIG. 19C is a cross sectional view taken along the C-C′ line of FIG. 18
- FIG. 19D is a cross sectional view taken along the D-D′ line of FIG. 18 .
- the gate electrode is drawn to be separated from the other structure, but in practice, the gate electrode is formed in contact with the other structure.
- FIGS. 17 and 19 A to 19 D contacts and wirings shown in FIG. 18 are omitted.
- the basic configuration of the present embodiment is the same as that of the first embodiment.
- the same reference numbers are attached to the same constituents as those of the first embodiment and the explanation therefor is omitted.
- the electrode portion 116 b of the gate electrode 116 is formed to cover the entire portion of the undersurface of the semiconductor portion 103 c of the semiconductor structure 103 .
- the electrode portion 116 b is formed to partly cover the undersurface of the semiconductor portion 103 c . That is, the gate electrode 106 does not completely surround the semiconductor portion 103 c and the gate electrode 106 is discontinuous in a region under the central portion of the semiconductor portion 103 c .
- the other basic configuration is the same as that in the first embodiment.
- the basic manufacturing method of the semiconductor device of the present embodiment is also the same as in the first embodiment.
- the buried oxide film 102 is left behind in the central portion of the semiconductor portion 103 c without forming the depression portion 120 in the entire portion under the semiconductor portion 103 c when the buried oxide film 102 is etched and removed to form the depression portion 120 . Therefore, when the width of the semiconductor structure 103 is set to W, it is possible to set the etching width (the widths of the extension portions 120 a and 120 b of the depression portion 120 ) less than W/2.
- the same effect as that of the first embodiment can be attained. Further, in the present embodiment, since the widths of the extension portions 120 a and 120 b of the depression portion 120 can be made small, the overlap width of the gate electrode and the source/drain region can be made small and the overlap capacitance can be reduced.
- FIGS. 20 and 21 are a plan view showing an example of the configuration of a semiconductor device according to the present embodiment.
- the basic configuration of the semiconductor device shown in FIG. 20 corresponds to the configuration of the first embodiment. Further, the basic configuration of the semiconductor device shown in FIG. 21 corresponds to the configuration of the second embodiment. Therefore, detailed explanation of the respective constituents is omitted.
- the shape of the semiconductor structure 103 is a rectangular parallelepiped form and the width of the semiconductor structure 103 in the channel width direction is uniform.
- the width of the semiconductor structure 103 in the channel width direction is greater in the semiconductor portions 103 a and 103 b than in the semiconductor portion 103 c . Therefore, it is possible to easily form the contact holes for the source/drain regions and suppress a rise and a variation in the contact resistance.
- FIGS. 22 and 23 are a plan view showing an example of the configuration of a semiconductor device according to the present embodiment.
- the basic configuration of the semiconductor device shown in FIG. 22 corresponds to the configuration of the first embodiment. Further, the basic configuration of the semiconductor device shown in FIG. 23 corresponds to the configuration of the second embodiment. Therefore, detailed explanation of the respective constituents is omitted.
- semiconductor structures 103 as shown in FIG. 20 or 21 are arranged in parallel, semiconductor portions 103 c are separately disposed and semiconductor portions 103 a and 103 b are commonly used.
- a gate electrode 116 is commonly used and one transistor is configured by the configuration shown in the drawing.
- the effective channel width of the transistor can be increased without significantly increasing the occupied area of the transistor. Therefore, a high performance semiconductor integrated circuit can be formed with high density.
- FIG. 24 is a cross sectional view showing one example of a configuration obtained when the transistor structure shown in the first or second embodiment is applied to a DRAM having a trench type capacitor structure.
- a reference symbol 201 denotes a P-type silicon substrate, 202 an N well (plate electrode), 203 a buried oxide film (BOX film), 204 an n ⁇ -type diffusion layer, 205 an n + -type polysilicon layer, 206 a capacitor insulating film, 207 a Collar insulating film, 208 an isolation insulating film, 209 a buried insulating film, and 210 a side wall contact.
- a reference symbol 211 denotes a source/drain region, 212 a channel forming region, 213 a gate insulating film, 214 a polysilicon film used as a gate electrode, and 215 a silicide film.
- a reference symbol 216 denotes a silicon nitride film formed on the silicide film 215 , 217 an interlayer insulating film, 218 a bit line contact, and 219 a bit line.
- a reference symbol 220 denotes a 1-bit memory cell region.
- the source/drain region 211 and the storage electrode (n + -type polysilicon layer 205 ) of the capacitor are electrically connected to each other at the upper side surface of the trench via the side wall contact 210 .
- the side wall contact region is formed deeper in the vertical direction, which prevents the source/drain region from being made thin.
- the MIS transistor structure of the present embodiment even if the diffusion layer from the side wall contact gives an influence to the source/drain region and the source/drain region is formed deeper, the influence can be fully suppressed by the gate electrode formed on the side surface of the semiconductor structure. That is, the short channel effect caused by extension of the diffusion layer from the side wall contact can be suppressed.
- FIG. 25 is a cross sectional view showing one example of a configuration obtained when the transistor structure shown in the first or second embodiment is applied to a DRAM having a stack type capacitor structure.
- a reference symbol 301 denotes a P-type silicon substrate, 302 a buried oxide film (BOX film), 303 an isolation insulating film, 304 a buried insulating film, 305 a source/drain region, 306 a channel forming region, and 307 a gate insulating film.
- a reference symbol 308 denotes a polysilicon film used as a gate electrode and 309 denotes a silicide film.
- a reference symbol 310 denotes a silicon nitride film formed on the silicide film 309 .
- a reference symbol 311 denotes an interlayer insulating film, 312 a bit line contact, 313 a bit line, and 314 and 315 SN (storage node) contacts. Further, a reference symbol 316 denotes an SN electrode, 317 a capacitor insulating film, 318 a plate electrode, and 319 an interlayer insulating film. A reference symbol 320 denotes a 1-bit memory cell region.
- the SN contact 314 and the bit line contact 312 formed by use of polysilicon are formed to extend to above the gate electrode.
- the contact region is made fine, it is difficult to sufficiently reduce the contact resistance.
- the contact can be formed by utilizing not only the plane portion but also the side surface portion, the contact resistance can be reduced.
- the capacitor is formed after the MIS transistor is formed.
- a high-temperature process such as a crystallization annealing process at approximately 750° C. is performed. Therefore, the source/drain diffusion layer is formed deeper and there occurs a problem that the short channel effect occurs.
- the short channel effect can be sufficiently suppressed. That is, the short channel effect caused by extension of the source/drain diffusion layer in the capacitor formation process can be sufficiently suppressed.
- the capacitor is formed above the bit line, but the bit line can be formed above the capacitor or the capacitor can be formed above the wiring.
- the N-channel transistor is mainly explained as an example.
- the configuration and the manufacturing method explained in each of the above embodiments can be applied in the same manner when a P-channel transistor is used.
- the MIS transistor explained in each of the above embodiments and a normal planar type MIS transistor may be formed within the same wafer or in the same chip.
- a plurality of MIS transistors explained in each of the above embodiments can be used to configure a flash memory, SRAM, DRAM, various types of logic circuits, CPU or the like.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Thin Film Transistor (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Semiconductor Memories (AREA)
Abstract
Disclosed is a semiconductor device comprising an underlying insulating film having a depression, a semiconductor structure which includes a first semiconductor portion having a portion formed on the underlying insulating film and a first overlap portion which overlaps the depression, a second semiconductor portion having a portion formed on the underlying insulating film and a second overlap portion which overlaps the depression, and a third semiconductor portion disposed between the first and second semiconductor portions and having a portion disposed above the depression, wherein overlap width of the first overlap portion and overlap width of the second overlap portion are equal to each other, a gate electrode including a first electrode portion covering upper and side surfaces of the third semiconductor portion and a second electrode portion formed in the depression, and a gate insulating film interposed between the semiconductor structure and the gate electrode.
Description
- This application is based upon and claims the benefit of priority from prior Japanese Patent Application No. 2003-407367, filed Dec. 5, 2003, the entire contents of which are incorporated herein by reference.
- 1. Field of the Invention
- This invention relates to a semiconductor device and a method for manufacturing the same.
- 2. Description of the Related Art
- MIS transistors are miniaturized and the gate lengths (channel lengths) thereof are made shorter. As the channel length becomes shorter, a punch-through phenomenon more easily tends to occur between the source and drain, and degradation of the transistor characteristic, for example, an increase in the leakage current will be caused.
- In order to solve the above problem, a MIS transistor (Gate-All-Around structure MIS transistor) having an island-form semiconductor structure formed with a rectangular parallelepiped form on a substrate and surrounded by a gate electrode is proposed in a document 1 (J. P. Colinge et al., “SILICON-ON-INSULATOR ‘GATE-ALL-AROUND DEVICE’”, IEDM 1990, 25. 4, pp. 595-598). The MIS transistor is formed as follows. First, an island-form semiconductor structure is formed on a buried oxide film (BOX film). Then, the buried oxide film is etched by the use of a photoresist mask to form a cavity in a region directly under a channel forming region of the island form semiconductor structure and a region around the above region. Next, a gate electrode material film is formed on the entire surface containing the cavity and the gate electrode material film is patterned to form a gate electrode which crosses the island-form semiconductor structure. Thus, the gate electrode which surrounds the channel forming region of the island-form semiconductor structure is formed. Since the island-form semiconductor structure also functions as an etching mask when the gate electrode material film is patterned, the gate electrode is formed to have extension portions in the cavity under the source and drain regions.
- However, in the above proposal, the cavity and gate electrode are formed by the use of lithography technology. In lithography technology, since an alignment error occurs, a gate electrode pattern will be formed in position shifted from the center of the cavity pattern. As a result, the width of the extension portion of the gate electrode which lies under the source region becomes greatly different from the width of the extension portion thereof lying under the drain region. Therefore, only one of the overlap capacitance between the gate and source and the overlap capacitance between the gate and drain becomes larger, having a bad effect on the characteristic of the MIS transistor. Further, it is necessary to form a cavity pattern of large size when taking a margin for the alignment error into consideration and this leads to an increase in the overlap capacitance.
- Further, a MIS transistor (Omega-Fin structure MIS transistor) having an island-form semiconductor structure surrounded by a gate electrode except the central portion of the undersurface of the island-form semiconductor structure is proposed in a document 2 (Fu-Liang Yang et al., “25 nm CMOS Omega FETs”, IEDM 2002, 10. 3, pp. 255-258). The MIS transistor is formed as follows. First, an island-form semiconductor structure is formed on a buried oxide film. Then, the buried oxide film is etched with the island-form semiconductor structure used as a mask to form a depression portion in the buried oxide film. At this time, the buried oxide film under the end portion of the island-form semiconductor structure is also etched to from an undercut portion under the island-form semiconductor structure. Next, a gate electrode material film is formed on the entire surface containing the undercut portion and the gate electrode material film is patterned to form a gate electrode which crosses the island-form semiconductor structure.
- In the above proposal, the gate electrode is not formed in a position corresponding to the undercut portion under the source and drain regions. That is, unlike the proposal of the document 1, the gate electrode has no extension portion under the source and drain regions. When the source/drain region is formed by ion implantation, the distance between the source and drain regions is generally longer in the lower portion of the island form semiconductor structure than in the upper portion thereof. In the document 2, since the gate electrode has no extension portion under the source and drain regions, offsets occur between the gate electrode and the source region and between the gate electrode and the drain region to significantly degrade the characteristics of the MIS transistor. Further, in the above proposal, since the undercut portion is formed in the entire portion under the island-form semiconductor structure, it is difficult to sufficiently fixedly hold the island-form semiconductor structure and there occurs a problem that the island-form semiconductor structure will fall down in the manufacturing process.
- Thus, from the viewpoint of preventing occurrence of the punch-through phenomenon between the source and drain, Gate-All-Around structure MIS transistors and Omega-Fin structure MIS transistors are proposed. However, conventional MIS transistors with the above structures have a problem that the positional relationship between the gate electrode and the source/drain region cannot be optimized. Thus, it is difficult to attain a semiconductor device which has excellent characteristics and reliability.
- A semiconductor device according to a first aspect of the invention comprises an underlying insulating film having a depression; a semiconductor structure which includes a first semiconductor portion having a portion formed on the underlying insulating film and a first overlap portion which overlaps the depression and containing an impurity element for source/drain, a second semiconductor portion having a portion formed on the underlying insulating film and a second overlap portion which overlaps the depression and is disposed to face the first overlap portion and containing an impurity element for source/drain, and a third semiconductor portion disposed between the first and second semiconductor portions and having a portion disposed above the depression, wherein overlap width of the first overlap portion and overlap width of the second overlap portion are equal to each other; a gate electrode including a first electrode portion covering upper and side surfaces of the third semiconductor portion and a second electrode portion formed in the depression; and a gate insulating film interposed between the semiconductor structure and the gate electrode.
- A method of manufacturing a semiconductor device according to a second aspect of the invention comprises forming a semiconductor structure which includes a first semiconductor portion, a second semiconductor portion and a third semiconductor portion disposed between the first and second semiconductor portions, on an underlying insulating film; forming a dummy structure covering upper and side surfaces of the third semiconductor portion; forming an insulating portion covering a surface of the first semiconductor portion, a surface of the second semiconductor portion and a side surface of the dummy structure; removing the dummy structure to expose the third semiconductor portion and the underlying insulating film under the dummy structure; forming a depression in the underlying insulating film by etching an exposed portion and a portion adjacent to the exposed portion of the underlying insulating film; and forming a gate electrode with a gate insulating film interposed between the third semiconductor portion and the gate electrode, the gate electrode including a first electrode portion covering upper and side surfaces of the third semiconductor portion and a second electrode portion formed in the depression.
-
FIG. 1 is a perspective view schematically showing the basic configuration of a semiconductor device according to a first embodiment of this invention; -
FIG. 2 is a plan view schematically showing the basic configuration of the semiconductor device according to the first embodiment of this invention; -
FIGS. 3A to 3C are cross-sectional views each schematically showing the basic configuration of the semiconductor device according to the first embodiment of this invention; -
FIGS. 4A to 4C are cross-sectional views showing part of a manufacturing process of the semiconductor device according to the first embodiment of this invention; -
FIGS. 5A to 5C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention; -
FIGS. 6A to 6C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention; -
FIGS. 7A to 7C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention; -
FIGS. 8A to 8C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention; -
FIGS. 9A to 9C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention; -
FIGS. 10A to 10C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention; -
FIGS. 11A to 11C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention; -
FIGS. 12A to 12C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention; -
FIGS. 13A to 13C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention; -
FIGS. 14A to 14C are cross-sectional views showing part of the manufacturing process of the semiconductor device according to the first embodiment of this invention; -
FIGS. 15A and 15B are cross-sectional views showing a modification of the manufacturing process of the semiconductor device according to the first embodiment of this invention; -
FIG. 16 is a cross-sectional view showing a modification of the manufacturing process of the semiconductor device according to the first embodiment of this invention; -
FIG. 17 is a perspective view schematically showing the basic configuration of a semiconductor device according to a second embodiment of this invention; -
FIG. 18 is a plan view schematically showing the basic configuration of the semiconductor device according to the second embodiment of this invention; -
FIGS. 19A to 19D are cross-sectional views each schematically showing the basic configuration of the semiconductor device according to the second embodiment of this invention; -
FIG. 20 is a plan view schematically showing one example of the basic configuration of a semiconductor device according to a third embodiment of this invention; -
FIG. 21 is a plan view schematically showing another example of the basic configuration of the semiconductor device according to the third embodiment of this invention; -
FIG. 22 is a plan view schematically showing one example of the basic configuration of a semiconductor device according to a fourth embodiment of this invention; -
FIG. 23 is a plan view schematically showing another example of the basic configuration of the semiconductor device according to the fourth embodiment of this invention; -
FIG. 24 is a cross-sectional view schematically showing the configuration of a semiconductor device according to a fifth embodiment of this invention; and -
FIG. 25 is a cross-sectional view schematically showing the configuration of a semiconductor device according to a sixth embodiment of this invention. - There will now be described embodiments of this invention with reference to the accompanying drawings.
-
FIG. 1 is a perspective view schematically showing the basic configuration of a semiconductor device according to a first embodiment of this invention andFIG. 2 is a plan view showing the semiconductor device ofFIG. 1 .FIG. 3A is a cross sectional view taken along the A-A′ line ofFIG. 2 ,FIG. 3B is a cross sectional view taken along the B-B′ line ofFIG. 2 andFIG. 3C is a cross sectional view taken along the C-C′ line ofFIG. 2 . InFIG. 1 , for easy understanding of the structure, the gate electrode is shown separately from the other structure, but in practice, the gate electrode is formed in contact with the other structure. Further, inFIG. 1 andFIGS. 3A to 3C, contacts and wirings shown inFIG. 2 are omitted. - A buried oxide film (BOX film) 102 having a
depression portion 120 is formed as a underlying insulating film on a p-type silicon substrate (semiconductor substrate) 101 with an impurity concentration of approximately 5×1015 cm−3. - An island-
form semiconductor structure 103 formed of single crystal silicon is formed on the buriedoxide film 102. Thesemiconductor structure 103 has asemiconductor portion 103 a, asemiconductor portion 103 b and asemiconductor portion 103 c disposed between thesemiconductor portions semiconductor structure 103 in the channel width direction is approximately 20 nm and the height thereof is approximately 20 nm. Impurities of low concentration (approximately 5×1017 cm−3 or lower) are contained in the channel forming region of a transistor. Further, source and drain regions (source and drainregions regions - A
gate electrode 116 has anelectrode portion 116 a disposed to cover the upper and side surfaces of thesemiconductor portion 103 c and anelectrode portion 116 b formed in thedepression portion 120 of the buriedoxide film 102. Thesemiconductor structure 103 is surrounded by theelectrode portions electrode portion 116 a corresponds to thesemiconductor portion 103 c. Further, agate insulating film 115 is disposed between thegate electrode 116 and thesemiconductor structure 103. -
Silicon nitride films 110 andsilicon oxide films 112 are formed as side wall insulating films on both sides of theelectrode portion 116 a and interlayer insulatingfilms 114 are formed outside the side wall insulating films. The surfaces of thesemiconductor portions films 114. InFIG. 1 , thesilicon nitride films 110 andsilicon oxide films 112 are not drawn, but thesilicon nitride films 110 andsilicon oxide films 112 are formed in regions of the interlayer insulatingfilms 114 which face each other with thegate electrode 116 disposed therebetween. - In the present embodiment, as shown in
FIG. 1 , thedepression portion 120 formed in the buriedoxide film 102 hasextension portions extension portions extension portions semiconductor portion 103 a which overlaps thedepression portion 120 and the width of a portion of thesemiconductor portion 103 b which overlaps thedepression portion 120 are equal to each other. Since thedepression portion 120 has theextension portions electrode portion 116 b of thegate electrode 116 is aligned with thedepression portion 120, the length Lb of theelectrode portion 116 b in the channel length direction is greater than the length La of theelectrode portion 116 a in the channel length direction. Further, the width Lb1 of anextension portion 116 b 1 of theelectrode portion 116 b in the channel length direction and the width Lb2 of anextension portion 116 b 2 in the channel length direction are equal to each other. - As shown in
FIG. 3B , the distance between thesource region 111 a and thedrain region 111 b becomes longer in a portion which is separated farther away from the upper portion of thesemiconductor structure 103 towards the lower portion. Therefore, if the length of the gate electrode in the channel length direction is kept constant, there occurs a possibility that an offset structure will be made in a lower region of thesemiconductor structure 103. In the present embodiment, since thegate electrode 116 has theextension portions 116 b 1 and 116 b 2, formation of the offset structure can be prevented. Further, in the present embodiment, the width of theextension portion 120 a of thedepression portion 120 and the width of theextension portion 120 b are made equal to each other, that is, the width Lb1 of theextension portion 116 b 1 of thegate electrode 116 and the width Lb2 of theextension portion 116 b 2 are made equal to each other. Therefore, the overlap capacitance between the gate electrode and the source region and the overlap capacitance between the gate electrode and the drain region can be made equal to each other. Further, as will be described later, since thedepression portion 120 is not dependent on the lithography process, it can be formed without taking the margin for the alignment error into consideration. Therefore, the overlap capacitance itself can be reduced. Thus, in the present embodiment, the positional relationship between the gate electrode and the source/drain region can be optimized in all of transistors formed in the same wafer or in the same integrated circuit chip and a semiconductor device having excellent characteristics and reliability can be attained. - Further, the channel region can be completely depleted by the
gate electrode 116 and occurrence of the punch-through phenomenon between the source and drain can be prevented by setting the width of thesemiconductor structure 103 in the channel width direction equal to or less than approximately 20 nm. In addition, since the impurity concentration of the channel region can be set lower than that in the normal planar type MIS transistor, the decrease of mobility in the channel region due to high concentration impurities can be suppressed. - Further, in the present embodiment, the edge portions of the
semiconductor portions semiconductor structure 103 are formed in contact with the buried oxide film (underlying insulating film) 102. Therefore, thesemiconductor structure 103 can be sufficiently fixedly held and a problem that the semiconductor structure will fall down in the manufacturing process can be prevented. - A manufacturing method of the semiconductor device according to the present embodiment is explained below with reference to
FIGS. 4A, 4B and 4C toFIGS. 14A, 14B and 14C.FIGS. 4A to 14A correspond to the cross sections taken along the A-A′ line ofFIG. 2 ,FIGS. 4B to 14B correspond to the cross sections taken along the B-B′ line ofFIG. 2 , andFIGS. 4C to 14C correspond to the cross sections taken along the C-C′ line ofFIG. 2 . - First, as shown in
FIGS. 4A, 4B and 4C, an SOI substrate having a (100) p-type silicon substrate (semiconductor substrate) 101 with an impurity concentration of approximately 5×1015 cm−3, a buried oxide film (BOX film: underlying insulating film) 102 with a thickness of approximately 200 nm and a (100) p-type silicon layer (semiconductor layer) 103 with an impurity concentration of approximately 5×1015 cm−3 is prepared. As the SOI substrate, an SOI substrate obtained by subjecting a substrate formed by an SIMOX method to a thermal oxidation process and wet etching process and reducing the thickness thereof or an SOI substrate formed by use of a laminating method may be used. It is preferable to set the thickness of thesilicon layer 103 to approximately 10 nm to 30 nm. In this example, it is set to approximately 2.0 nm. It is preferable to set the uniformity of the thickness of thesilicon layer 103 within ±5% in the entire portion of the wafer. The plane direction of thesilicon layer 103 is not necessarily set to the same as the plane direction of thesilicon substrate 101 and a plane direction which causes the best element characteristic can be set. For example, two silicon substrates may be laminated with an angle of 45 degrees made therebetween and then thesilicon layer 103 may be formed by reducing the thickness of one of the two silicon substrates. Further, a glass substrate can be used instead of thesilicon substrate 101. - Next, an impurity layer of low concentration (concentration of approximately 5×1017 cm−3) is formed in the channel forming region of the transistor by ion implantation. In this case, however, since the channel of the transistor of the present embodiment can be completely depleted, it is difficult to control the threshold voltage even if an impurity layer is formed in the channel forming region. Therefore, the ion-implantation process for formation of the channel impurity layer can be omitted.
- Next, a
thermal oxide film 104 with a thickness of approximately 2 nm and asilicon nitride film 105 with a thickness of approximately 50 nm are formed. Then, a resist pattern (not shown) is formed on thesilicon nitride film 105 by the lithography process. In this example, the resist pattern is formed by use of an electron beam exposure process. Further, thethermal oxide film 104 andsilicon nitride film 105 are processed with the resist pattern used as a mask and a mask layer formed of thethermal oxide film 104 andsilicon nitride film 105 is formed. - Next, the silicon layer is etched by using the thus formed mask layer as a mask to form an island-form semiconductor structure (Fin structure) 103. The height (thickness) and width of the
semiconductor structure 103 are set to approximately 20 nm. Since damage caused at the etching time may be left behind on the side surface of thesemiconductor structure 103 in some cases, a process for eliminating the etching damage is performed. For example, the side surface of thesemiconductor structure 103 is oxidized to form a thin oxide film (approximately 1 nm) and a process for eliminating the thin oxide film is performed. Further, the etching damage can be eliminated by use of the ashing process and wet process. If the etching process which causes less etching damage is used, the above process can be omitted. The side surface of thesemiconductor structure 103 may be vertically set, but may be inclined with an angle of approximately 85 degrees, for example. - After the
semiconductor structure 103 is formed, athermal oxide film 151 may be formed by a high-temperature thermal oxidation process of approximately 1000° C. as shown inFIGS. 15A and 15B . Thus, the corner portion of thesemiconductor structure 103 can be rounded with a radius of approximately 5 nm. By rounding the corner portion of thesemiconductor structure 103, concentration of the electric field in the corner portion can be alleviated and it becomes easy to control the threshold voltage. - Next, as shown in
FIGS. 5A, 5B and 5C, the side surface of thesemiconductor structure 103 is covered with an oxide film (not shown). As the oxide film, an oxide film formed in the etching damage eliminating process can be used. Then, thesilicon nitride film 105 is removed by use of hot phosphoric acid. Further, thethermal oxide film 104 is removed by the wet etching process. After this, anoxide film 106 with a thickness of approximately 2 nm is formed as a dummy gate insulating film on the upper and side surfaces of thesemiconductor structure 103. For formation of theoxide film 106, it is preferable to use an oxygen radical oxidation method which permits an oxide film of high quality to be obtained at low temperatures (for example, approximately 700° C.). The buriedoxide film 102 is slightly etched in the etching process for thethermal oxide film 104. The etching condition is adjusted so as to prevent the buriedoxide film 102 under the lower surface of thesemiconductor structure 103 from being eroded by etching. After this, apolysilicon film 108 with a thickness of approximately 30 nm is deposited on the entire surface. - Next, as shown in
FIGS. 6A, 6B and 6C, thepolysilicon film 108 is made flat by a CMP (Chemical Mechanical Polishing) process, for example. - Then, as shown in
FIGS. 7A, 7B and 7C, asilicon oxide film 109 with a thickness of approximately 50 nm is formed as a mask layer on theflat polysilicon film 108 by the CVD method. - Next, as shown in
FIGS. 8A, 8B and 8C, thesilicon oxide film 109 is etched by using a resist pattern (not shown) corresponding to a gate electrode pattern as a mask. After the resist pattern is removed, adummy gate electrode 108 is formed by etching thepolysilicon film 108 with the patternedsilicon oxide film 109 used as a mask. The etching-process is performed in an etching condition of high selective ratio so as to leave thesilicon oxide film 106 on the upper and side surfaces of thesemiconductor structure 103. A region directly below the thus formeddummy gate electrode 108 corresponds to thesemiconductor portion 103 c of thesemiconductor structure 103. - Next, as shown in
FIGS. 9A, 9B and 9C, asilicon nitride film 110 with a thickness of approximately 10 nm is deposited on the side surfaces of thedummy gate electrode 108 andsilicon oxide film 109. Then, impurities are ion-implanted with thesilicon oxide film 109 anddummy gate electrode 108 used as a mask to form asource region 111 a anddrain region 111 b of low impurity concentration in thesemiconductor structure 103. After this, asilicon oxide film 112 with a thickness of approximately 10 nm is deposited. Next, thesilicon oxide film 112 andsilicon nitride film 110 are etched by an RIE process. As a result, portions of thesilicon oxide film 112 andsilicon nitride film 110 are left behind along the side wall of thedummy gate electrode 108. At this time, thesilicon oxide film 112 andsilicon nitride film 110 are also left behind on the side wall of thesemiconductor structure 103. Then, an ion implantation process of arsenic (As) ions is performed to form asource region 113 a anddrain region 113 b of high impurity concentration in thesemiconductor structure 103. In this example, both of the source/drain regions (extension regions) of low impurity concentration and the source/drain regions of high impurity concentrations are formed, but it is also possible to use single source/drain regions. - Next, as shown in
FIGS. 10A, 10B and 10C, a silicon oxide film 114 (interlayer insulating film) with a thickness of approximately 100 nm is deposited on the entire surface by the CVD method. Then, a heat treatment of 1000° C. for about 10 seconds is performed by an RTA (Rapid Thermal Annealing) method. The heat treatment is also used as an activation process for the source/drain regions. In the heat treatment, the heat treatment temperature is set so as to prevent impurities of the source/drain regions from being excessively diffused and prevent the channel length from becoming excessively small. After this, thesilicon oxide film 114 is made flat by the CMP method to expose the surface of thedummy gate electrode 108. - Next, as shown in
FIGS. 11A, 11B and 11C, the exposeddummy gate electrode 108 is selectively removed by a chemical dry etching process using CF4 gas and N2 gas. As a result, the surfaces of the buriedoxide film 102 andsilicon oxide film 106 under thedummy gate electrode 108 are exposed. Thesilicon oxide film 112 andsilicon nitride film 110 formed on the side wall of thedummy gate electrode 108 are scarcely etched. - Then, the exposed buried
oxide film 102 andsilicon oxide film 106 are etched by a wet etching process using, for example, dilute hydrofluoric acid to form adepression portion 120 in the buriedoxide film 102. The side surface of thesilicon oxide film 114 is protected by thesilicon nitride film 110 and is not etched. Since the etching process is an isotropic etching process, the etching proceeds in depth and lateral directions and an adjacent portion of the exposed buriedoxide film 102 is also etched. Therefore, the etching proceeds to a region directly under thesemiconductor structure 103 and thedepression portion 120 is formed in the entire portion under thesemiconductor portion 103 c. Further,extension portions semiconductor portions extension portions - In the present embodiment, since the
depression portion 120 is formed in the entire portion under thesemiconductor portion 103 c, it is necessary to set the etching width in the lateral direction (the widths of theextension portions semiconductor structure 103 is set to W. Further, in order to form thedepression portion 120 in the entire portion under thesemiconductor portion 103 c without fail, the etching amount is so set to make the etching width greater than W/2. However, if the etching width is set excessively, the overlap width of the gate electrode and the source/drain region will become great when the gate electrode is formed in thedepression portion 120. Therefore, it is desirable to set the etching width equal to or less than W. In the present embodiment, since the width W of thesemiconductor structure 103 is 20 nm, the etching width is set to 15 nm. That is, the widths of theextension portions - Next, as shown in
FIGS. 12A, 12B and 12C, a silicon oxide film with a thickness of approximately 1.5 nm is formed at a temperature of approximately 700° C. on the exposed surface of thesemiconductor structure 103 by a radical oxidation method. Further, the silicon oxide film surface is nitrided by a radical nitriding method to form agate insulating film 115 which is formed of a silicon oxynitride film (SiON film). By using the radical oxidation method, a silicon oxide film which is less irregular can be formed on the surface of thesemiconductor structure 103. Therefore, a lowering in the channel mobility caused by channel interface scattering can be suppressed. Further, in the radical oxidation process, since the film thickness of the silicon oxide film is determined by the temperature, a variation in the film thickness of the silicon oxide film can be suppressed. - As the
gate insulating film 115, a high dielectric constant film formed of a metal oxide such as a tantalum oxide film (Ta2O5 film), an HfSiON film formed by adding nitrogen to an Hf silicate film, an HfO2 film, a Zr silicate film, or the like can be used. The relative dielectric constant εr of the Ta2O5 film, for example, is approximately 20 to 27 and is considerably greater than the relative dielectric constant εr (approximately 3.9) of the silicon oxide film. Therefore, the equivalent oxide film thickness can be set equal to or less than 1 nm. Further, a silicon oxide film with a thickness of approximately 0.5 nm may be formed to reduce the interface state density and a high dielectric constant film such as a Ta2O5 film may be formed on the silicon oxide film. In addition, a high dielectric constant film can be formed by use of an ALD (Atomic Layer Deposition) CVD method. For example, an SiO2 film (relative dielectric constant: approximately 3.9) with a thickness of approximately 0.3 nm by use of the ALD method, an HfO2 film (relative dielectric constant: approximately 25) with a thickness of approximately 1 nm by use of the ALD method, and an Si3N4 film (relative dielectric constant: approximately 7.0) with a thickness of approximately 0.3 nm by use of the ALD method may be sequentially formed at low temperatures (approximately 200 to 500° C.). Further, after formation of the films, an anneal process of approximately 400° C. may be performed. - Next, a
polysilicon film 116 is deposited to a thickness of approximately 60 nm on the entire surface at a temperature of approximately 700° C. by an LPCVD method using silane gas, for example. Thepolysilicon film 116 is also formed in thedepression portion 120 under thesemiconductor structure 103. N-type impurities (As, P or the like) with a concentration of approximately 3×1020 cm−3 are doped into the polysilicon film of an N-channel transistor region and P-type impurities (B or the like) with a concentration of approximately 3×1020 cm−3 are doped into the polysilicon film of a P-channel transistor region by the ion implantation process, for example. Further, the activation process is performed at 900° C. for approximately 10 seconds by RTA. - In order to lower the resistance of the gate electrode, a metal film (TiN film, Mo film, W film, Al film or the like) or a metal silicide film (nickel silicide (NiSi) film, cobalt silicide (CoSi) film, titanium silicide (TiSi2) film or the like) may be used as the gate electrode. Further, a stack film of a polysilicon film and metal film or a stack film of a polysilicon film and metal silicide film may be used as the gate electrode. In addition, the alignment state of the gate electrode material such as TiN can be adjusted and the threshold voltage of the transistor can be adjusted by using a difference between the work functions of the gate insulating film and gate electrode. After N-type impurities are doped into the polysilicon film of the N-channel transistor region and P-type impurities are doped into the polysilicon film of the P-channel transistor region, a Ni film is formed on the polysilicon film and a Ni silicide film is formed by performing the heat treatment to react the Ni film with the polysilicon film. Thus, optimum work functions can be given to the gate electrodes of the N-channel and P-channel transistors. In this case, the work function of the Ni silicide electrode of the N-channel transistor can be set to approximately 4.2 eV and the work function of the Ni silicide electrode of the P-channel transistor can be set to approximately 4.9 eV.
- Next, as shown in
FIGS. 13A, 13B and 13C, thepolysilicon film 116 is subjected to the flattening process by the CMP method. In the flattening process, a portion of thepolysilicon film 116 which lies on theinterlayer insulating film 114 is removed. Thus, agate electrode 116 which surrounds thesemiconductor structure 103 is formed. As shown inFIG. 16 , thepolysilicon film 116 may be patterned with the resistpattern 161 used as a mask. In this case, a T-shapedgate electrode 116 can be formed and the wiring resistance of the gate electrode can be lowered. - Next, as shown in
FIGS. 14A, 14B and 14C, a silicon oxide film is deposited as aninterlayer insulating film 117 on the entire surface by the CVD method. Then, contact holes are formed in theinterlayer insulating film 117. Further, the contact holes are filled with a W film, Al film or TiN film/Ti film to form contact plugs 118. After this, anAl wiring 119 connected to the contact plugs 118 is formed. Then, a passivation film (not shown) is formed on the entire surface. - Thus, according to the manufacturing method of the present embodiment, the buried
oxide film 102 is exposed by removing thedummy gate electrode 108 and the exposed portion of the buriedoxide film 102 is etched and removed to form thedepression portion 120. Since the buriedoxide film 102 is isotropically etched, thedepression portion 120 extends to under thesemiconductor portions semiconductor structure 103 and the widths of theextension portions electrode portion 116 b of thegate electrode 116 formed in thedepression portion 120 can be increased and the overlap width of the gate electrode and the source region and the overlap width of the gate electrode and the drain region can be made equal to each other. As a result, as is already described, the positional relationship between the gate electrode and the source/drain region can be optimized for all transistors formed in the same wafer or the same integrated circuit chip. Thus, a semiconductor device which is excellent in characteristics and reliability can be attained. - Further, in the step after the
semiconductor structure 103 is formed, the edge portions of thesemiconductor portions semiconductor structure 103 are formed in contact with the buriedoxide film 102. Therefore, thesemiconductor structure 103 can be sufficiently fixedly held during the manufacturing process and occurrence of a problem that thesemiconductor structure 103 will fall down in the manufacturing process can be prevented. -
FIG. 17 is a perspective view showing the configuration of a semiconductor device according to a second embodiment of this invention andFIG. 18 is a plan view of the semiconductor device shown inFIG. 17 .FIG. 19A is a cross sectional view taken along the A-A′ line ofFIG. 18 ,FIG. 19B is a cross sectional view taken along the B-B′ line ofFIG. 18 ,FIG. 19C is a cross sectional view taken along the C-C′ line ofFIG. 18 , andFIG. 19D is a cross sectional view taken along the D-D′ line ofFIG. 18 . InFIG. 17 , for easy understanding of the structure, the gate electrode is drawn to be separated from the other structure, but in practice, the gate electrode is formed in contact with the other structure. Further, inFIGS. 17 and 19 A to 19D, contacts and wirings shown inFIG. 18 are omitted. The basic configuration of the present embodiment is the same as that of the first embodiment. The same reference numbers are attached to the same constituents as those of the first embodiment and the explanation therefor is omitted. - In the first embodiment, the
electrode portion 116 b of thegate electrode 116 is formed to cover the entire portion of the undersurface of thesemiconductor portion 103 c of thesemiconductor structure 103. However, in the present embodiment, theelectrode portion 116 b is formed to partly cover the undersurface of thesemiconductor portion 103 c. That is, thegate electrode 106 does not completely surround thesemiconductor portion 103 c and thegate electrode 106 is discontinuous in a region under the central portion of thesemiconductor portion 103 c. The other basic configuration is the same as that in the first embodiment. - The basic manufacturing method of the semiconductor device of the present embodiment is also the same as in the first embodiment. However, in the present embodiment, in the step of
FIGS. 11A, 11B and 11C shown in the first embodiment, the buriedoxide film 102 is left behind in the central portion of thesemiconductor portion 103 c without forming thedepression portion 120 in the entire portion under thesemiconductor portion 103 c when the buriedoxide film 102 is etched and removed to form thedepression portion 120. Therefore, when the width of thesemiconductor structure 103 is set to W, it is possible to set the etching width (the widths of theextension portions - As described above, since the basic configuration of the semiconductor device of the present embodiment and the basic manufacturing method thereof are the same as those of the first embodiment, the same effect as that of the first embodiment can be attained. Further, in the present embodiment, since the widths of the
extension portions depression portion 120 can be made small, the overlap width of the gate electrode and the source/drain region can be made small and the overlap capacitance can be reduced. -
FIGS. 20 and 21 are a plan view showing an example of the configuration of a semiconductor device according to the present embodiment. The basic configuration of the semiconductor device shown inFIG. 20 corresponds to the configuration of the first embodiment. Further, the basic configuration of the semiconductor device shown inFIG. 21 corresponds to the configuration of the second embodiment. Therefore, detailed explanation of the respective constituents is omitted. - In the first and second embodiments, the shape of the
semiconductor structure 103 is a rectangular parallelepiped form and the width of thesemiconductor structure 103 in the channel width direction is uniform. However, in the present embodiment, the width of thesemiconductor structure 103 in the channel width direction is greater in thesemiconductor portions semiconductor portion 103 c. Therefore, it is possible to easily form the contact holes for the source/drain regions and suppress a rise and a variation in the contact resistance. -
FIGS. 22 and 23 are a plan view showing an example of the configuration of a semiconductor device according to the present embodiment. The basic configuration of the semiconductor device shown inFIG. 22 corresponds to the configuration of the first embodiment. Further, the basic configuration of the semiconductor device shown inFIG. 23 corresponds to the configuration of the second embodiment. Therefore, detailed explanation of the respective constituents is omitted. - In the present embodiment,
semiconductor structures 103 as shown inFIG. 20 or 21 are arranged in parallel,semiconductor portions 103 c are separately disposed andsemiconductor portions gate electrode 116 is commonly used and one transistor is configured by the configuration shown in the drawing. - With the above configuration, the effective channel width of the transistor can be increased without significantly increasing the occupied area of the transistor. Therefore, a high performance semiconductor integrated circuit can be formed with high density.
-
FIG. 24 is a cross sectional view showing one example of a configuration obtained when the transistor structure shown in the first or second embodiment is applied to a DRAM having a trench type capacitor structure. - In
FIG. 24 , areference symbol 201 denotes a P-type silicon substrate, 202 an N well (plate electrode), 203 a buried oxide film (BOX film), 204 an n−-type diffusion layer, 205 an n+-type polysilicon layer, 206 a capacitor insulating film, 207 a Collar insulating film, 208 an isolation insulating film, 209 a buried insulating film, and 210 a side wall contact. Further, areference symbol 211 denotes a source/drain region, 212 a channel forming region, 213 a gate insulating film, 214 a polysilicon film used as a gate electrode, and 215 a silicide film. Areference symbol 216 denotes a silicon nitride film formed on thesilicide film reference symbol 220 denotes a 1-bit memory cell region. - As shown in
FIG. 24 , the source/drain region 211 and the storage electrode (n+-type polysilicon layer 205) of the capacitor are electrically connected to each other at the upper side surface of the trench via theside wall contact 210. In the conventional planar type MIS transistor structure, the side wall contact region is formed deeper in the vertical direction, which prevents the source/drain region from being made thin. - By using the MIS transistor structure of the present embodiment, even if the diffusion layer from the side wall contact gives an influence to the source/drain region and the source/drain region is formed deeper, the influence can be fully suppressed by the gate electrode formed on the side surface of the semiconductor structure. That is, the short channel effect caused by extension of the diffusion layer from the side wall contact can be suppressed.
- Thus, by applying the transistor structure as shown in the first or second embodiment to a DRAM having a trench type capacitor structure, a high performance DRAM can be attained.
-
FIG. 25 is a cross sectional view showing one example of a configuration obtained when the transistor structure shown in the first or second embodiment is applied to a DRAM having a stack type capacitor structure. - In
FIG. 25 , areference symbol 301 denotes a P-type silicon substrate, 302 a buried oxide film (BOX film), 303 an isolation insulating film, 304 a buried insulating film, 305 a source/drain region, 306 a channel forming region, and 307 a gate insulating film. Areference symbol 308 denotes a polysilicon film used as a gate electrode and 309 denotes a silicide film. Areference symbol 310 denotes a silicon nitride film formed on thesilicide film 309. Areference symbol 311 denotes an interlayer insulating film, 312 a bit line contact, 313 a bit line, and 314 and 315 SN (storage node) contacts. Further, areference symbol 316 denotes an SN electrode, 317 a capacitor insulating film, 318 a plate electrode, and 319 an interlayer insulating film. Areference symbol 320 denotes a 1-bit memory cell region. - In the present embodiment, the
SN contact 314 and thebit line contact 312 formed by use of polysilicon are formed to extend to above the gate electrode. In the conventional planar type MIS transistor structure, since the contact region is made fine, it is difficult to sufficiently reduce the contact resistance. In the MIS transistor structure of the present embodiment, since the contact can be formed by utilizing not only the plane portion but also the side surface portion, the contact resistance can be reduced. - Further, in the stack type capacitor using a high dielectric constant film such as a BST film, STO film or Ta2O5 film, the capacitor is formed after the MIS transistor is formed. However, at the time of capacitor formation, a high-temperature process such as a crystallization annealing process at approximately 750° C. is performed. Therefore, the source/drain diffusion layer is formed deeper and there occurs a problem that the short channel effect occurs. By using the MIS transistor structure of the present embodiment, the short channel effect can be sufficiently suppressed. That is, the short channel effect caused by extension of the source/drain diffusion layer in the capacitor formation process can be sufficiently suppressed.
- In the example shown in the drawing, the capacitor is formed above the bit line, but the bit line can be formed above the capacitor or the capacitor can be formed above the wiring.
- Thus, by applying the transistor structure as shown in the first or second embodiment to a DRAM having a stack type capacitor structure, a high performance DRAM can be attained.
- In each of the above embodiments, the N-channel transistor is mainly explained as an example. However, the configuration and the manufacturing method explained in each of the above embodiments can be applied in the same manner when a P-channel transistor is used. Further, the MIS transistor explained in each of the above embodiments and a normal planar type MIS transistor may be formed within the same wafer or in the same chip. In addition, a plurality of MIS transistors explained in each of the above embodiments can be used to configure a flash memory, SRAM, DRAM, various types of logic circuits, CPU or the like.
- Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.
Claims (6)
1-11. (canceled)
12. A method of manufacturing a semiconductor device comprising:
forming a semiconductor structure which includes a first semiconductor portion, a second semiconductor portion and a third semiconductor portion disposed between the first and second semiconductor portions, on an underlying insulating film;
forming a dummy structure covering upper and side surfaces of the third semiconductor portion;
forming an insulating portion covering a surface of the first semiconductor portion, a surface of the second semiconductor portion and a side surface of the dummy structure;
removing the dummy structure to expose the third semiconductor portion and the underlying insulating film under the dummy structure;
forming a depression in the underlying insulating film by etching an exposed portion and a portion adjacent to the exposed portion of the underlying insulating film; and
forming a gate electrode with a gate insulating film interposed between the third semiconductor portion and the gate electrode, the gate electrode including a first electrode portion covering upper and side surfaces of the third semiconductor portion and a second electrode portion formed in the depression.
13. The method according to claim 12 , wherein the second electrode portion entirely covers a lower surface of the third semiconductor portion.
14. The method according to claim 12 , wherein the second electrode portion partly covers a lower surface of the third semiconductor portion.
15. The method according to claim 12 , further comprising introducing an impurity element for source/drain into the first and second semiconductor portions.
16. The method according to claim 12 , wherein the underlying insulating film is isotropically etched in forming the depression in the underlying insulating film.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/289,279 US20060084215A1 (en) | 2003-12-05 | 2005-11-30 | Semiconductor device and method for manufacturing the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003407367A JP3962009B2 (en) | 2003-12-05 | 2003-12-05 | Manufacturing method of semiconductor device |
JP2003-407367 | 2003-12-05 | ||
US10/874,732 US6992358B2 (en) | 2003-12-05 | 2004-06-24 | Semiconductor device and method for manufacturing the same |
US11/289,279 US20060084215A1 (en) | 2003-12-05 | 2005-11-30 | Semiconductor device and method for manufacturing the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/874,732 Division US6992358B2 (en) | 2003-12-05 | 2004-06-24 | Semiconductor device and method for manufacturing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060084215A1 true US20060084215A1 (en) | 2006-04-20 |
Family
ID=34631749
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/874,732 Expired - Fee Related US6992358B2 (en) | 2003-12-05 | 2004-06-24 | Semiconductor device and method for manufacturing the same |
US11/289,279 Abandoned US20060084215A1 (en) | 2003-12-05 | 2005-11-30 | Semiconductor device and method for manufacturing the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/874,732 Expired - Fee Related US6992358B2 (en) | 2003-12-05 | 2004-06-24 | Semiconductor device and method for manufacturing the same |
Country Status (2)
Country | Link |
---|---|
US (2) | US6992358B2 (en) |
JP (1) | JP3962009B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150137235A1 (en) * | 2013-11-18 | 2015-05-21 | Globalfoundries Inc | Finfet semiconductor device having local buried oxide |
US10170315B2 (en) | 2013-07-17 | 2019-01-01 | Globalfoundries Inc. | Semiconductor device having local buried oxide |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005243709A (en) | 2004-02-24 | 2005-09-08 | Toshiba Corp | Semiconductor device and its manufacturing method |
JP4337983B2 (en) * | 2005-02-17 | 2009-09-30 | 国立大学法人 東京大学 | Mixed semiconductor integrated circuit and manufacturing method thereof |
US7176537B2 (en) * | 2005-05-23 | 2007-02-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | High performance CMOS with metal-gate and Schottky source/drain |
KR100608380B1 (en) * | 2005-06-01 | 2006-08-08 | 주식회사 하이닉스반도체 | Transistor of memory device and method for fabricating the same |
US7858481B2 (en) | 2005-06-15 | 2010-12-28 | Intel Corporation | Method for fabricating transistor with thinned channel |
US7348642B2 (en) * | 2005-08-03 | 2008-03-25 | International Business Machines Corporation | Fin-type field effect transistor |
JP4954508B2 (en) * | 2005-08-05 | 2012-06-20 | パナソニック株式会社 | Semiconductor device |
KR100630764B1 (en) | 2005-08-30 | 2006-10-04 | 삼성전자주식회사 | Gate all around semiconductor and method of manufacturing the same |
EP1793366A3 (en) | 2005-12-02 | 2009-11-04 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, display device, and electronic device |
JP2007158269A (en) | 2005-12-08 | 2007-06-21 | Elpida Memory Inc | Semiconductor device and its manufacturing method |
JP4525928B2 (en) | 2005-12-27 | 2010-08-18 | セイコーエプソン株式会社 | Manufacturing method of semiconductor device |
JP4496179B2 (en) * | 2006-03-13 | 2010-07-07 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
US7906804B2 (en) | 2006-07-19 | 2011-03-15 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and manufacturing method thereof |
JP5161495B2 (en) * | 2006-07-19 | 2013-03-13 | 株式会社東芝 | Nonvolatile semiconductor memory device |
JP2008300384A (en) * | 2007-05-29 | 2008-12-11 | Elpida Memory Inc | Semiconductor device and its manufacturing method |
US8264048B2 (en) * | 2008-02-15 | 2012-09-11 | Intel Corporation | Multi-gate device having a T-shaped gate structure |
WO2009110050A1 (en) * | 2008-02-15 | 2009-09-11 | 日本ユニサンティスエレクトロニクス株式会社 | Method for manufacturing semiconductor device |
FR2928028B1 (en) * | 2008-02-27 | 2011-07-15 | St Microelectronics Crolles 2 | METHOD FOR MANUFACTURING A BENT GRID SEMICONDUCTOR DEVICE AND CORRESPONDING INTEGRATED CIRCUIT |
FR2928029B1 (en) * | 2008-02-27 | 2011-04-08 | St Microelectronics Crolles 2 | METHOD FOR MANUFACTURING A BENT GRID SEMICONDUCTOR DEVICE AND CORRESPONDING INTEGRATED CIRCUIT |
US8420460B2 (en) | 2008-03-26 | 2013-04-16 | International Business Machines Corporation | Method, structure and design structure for customizing history effects of SOI circuits |
US7964467B2 (en) * | 2008-03-26 | 2011-06-21 | International Business Machines Corporation | Method, structure and design structure for customizing history effects of soi circuits |
US8410554B2 (en) * | 2008-03-26 | 2013-04-02 | International Business Machines Corporation | Method, structure and design structure for customizing history effects of SOI circuits |
US8399314B2 (en) * | 2010-03-25 | 2013-03-19 | International Business Machines Corporation | p-FET with a strained nanowire channel and embedded SiGe source and drain stressors |
KR101774478B1 (en) * | 2010-10-22 | 2017-09-05 | 삼성디스플레이 주식회사 | Thin film transistor and manufacturing method thereof |
JP5325932B2 (en) * | 2011-05-27 | 2013-10-23 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US8952355B2 (en) | 2011-09-29 | 2015-02-10 | Intel Corporation | Electropositive metal containing layers for semiconductor applications |
US20130193513A1 (en) * | 2012-02-01 | 2013-08-01 | International Business Machines Corporation | Multi-Gate Field Effect Transistor with a Tapered Gate Profile |
US9123654B2 (en) * | 2013-02-15 | 2015-09-01 | International Business Machines Corporation | Trilayer SIT process with transfer layer for FINFET patterning |
US9385069B2 (en) * | 2013-03-07 | 2016-07-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate contact structure for FinFET |
TWI644433B (en) * | 2013-03-13 | 2018-12-11 | 半導體能源研究所股份有限公司 | Semiconductor device |
JP6204162B2 (en) * | 2013-11-20 | 2017-09-27 | 猛英 白土 | Semiconductor device and manufacturing method thereof |
US9461050B2 (en) * | 2013-12-06 | 2016-10-04 | Globalfoundries Inc. | Self-aligned laterally extended strap for a dynamic random access memory cell |
WO2015094244A1 (en) * | 2013-12-18 | 2015-06-25 | Intel Corporation | Techniques for improving gate control over transistor channel by increasing effective gate length |
US9780213B2 (en) * | 2014-04-15 | 2017-10-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device having a reversed T-shaped profile in the metal gate line-end |
US10636796B2 (en) | 2017-08-02 | 2020-04-28 | Winbond Electronics Corp. | Dynamic random access memory and method of fabricating the same |
CN108231594B (en) * | 2017-12-21 | 2020-10-02 | 上海集成电路研发中心有限公司 | Manufacturing method of FinFET device |
Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4979014A (en) * | 1987-08-10 | 1990-12-18 | Kabushiki Kaisha Toshiba | MOS transistor |
US20020011612A1 (en) * | 2000-07-31 | 2002-01-31 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
US6437404B1 (en) * | 2000-08-10 | 2002-08-20 | Advanced Micro Devices, Inc. | Semiconductor-on-insulator transistor with recessed source and drain |
US20020177282A1 (en) * | 2001-05-23 | 2002-11-28 | Samsung Electronics Co., Ltd. | Method of forming semiconductor device having a GAA type transistor |
US6538916B2 (en) * | 2001-02-15 | 2003-03-25 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US6580132B1 (en) * | 2002-04-10 | 2003-06-17 | International Business Machines Corporation | Damascene double-gate FET |
US6639246B2 (en) * | 2001-07-27 | 2003-10-28 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US6646307B1 (en) * | 2002-02-21 | 2003-11-11 | Advanced Micro Devices, Inc. | MOSFET having a double gate |
US20030209761A1 (en) * | 2002-05-13 | 2003-11-13 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
US6724046B2 (en) * | 2001-12-25 | 2004-04-20 | Kabushiki Kaisha Toshiba | Semiconductor device having patterned SOI structure and method for fabricating the same |
US6740938B2 (en) * | 2001-04-16 | 2004-05-25 | Semiconductor Energy Laboratory Co., Ltd. | Transistor provided with first and second gate electrodes with channel region therebetween |
US6744390B1 (en) * | 2000-03-31 | 2004-06-01 | The Boeing Company | Analog to digital converter utilizing resolution enhancement |
US20040150520A1 (en) * | 2003-02-04 | 2004-08-05 | Barrie Robert P | Mobile object monitoring system |
US20040178451A1 (en) * | 1999-06-30 | 2004-09-16 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US6800513B2 (en) * | 2001-12-14 | 2004-10-05 | Hitachi, Ltd. | Manufacturing semiconductor device including forming a buried gate covered by an insulative film and a channel layer |
US6822071B1 (en) * | 1998-11-12 | 2004-11-23 | The Regents Of The University Of California | Polypeptides from Chlamydia pneumoniae and their use in the diagnosis, prevention and treatment of disease |
US20050040464A1 (en) * | 2003-08-20 | 2005-02-24 | Noriyuki Miura | Soi type mosfet |
US20050051843A1 (en) * | 2003-09-08 | 2005-03-10 | Satoshi Inaba | Semiconductor device and manufacturing method thereof |
US20050110085A1 (en) * | 2003-11-20 | 2005-05-26 | Huilong Zhu | Dual gate finfet |
-
2003
- 2003-12-05 JP JP2003407367A patent/JP3962009B2/en not_active Expired - Fee Related
-
2004
- 2004-06-24 US US10/874,732 patent/US6992358B2/en not_active Expired - Fee Related
-
2005
- 2005-11-30 US US11/289,279 patent/US20060084215A1/en not_active Abandoned
Patent Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4979014A (en) * | 1987-08-10 | 1990-12-18 | Kabushiki Kaisha Toshiba | MOS transistor |
US6822071B1 (en) * | 1998-11-12 | 2004-11-23 | The Regents Of The University Of California | Polypeptides from Chlamydia pneumoniae and their use in the diagnosis, prevention and treatment of disease |
US20040178451A1 (en) * | 1999-06-30 | 2004-09-16 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US6744390B1 (en) * | 2000-03-31 | 2004-06-01 | The Boeing Company | Analog to digital converter utilizing resolution enhancement |
US20020011612A1 (en) * | 2000-07-31 | 2002-01-31 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
US6437404B1 (en) * | 2000-08-10 | 2002-08-20 | Advanced Micro Devices, Inc. | Semiconductor-on-insulator transistor with recessed source and drain |
US6538916B2 (en) * | 2001-02-15 | 2003-03-25 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US6687152B2 (en) * | 2001-02-15 | 2004-02-03 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US6740938B2 (en) * | 2001-04-16 | 2004-05-25 | Semiconductor Energy Laboratory Co., Ltd. | Transistor provided with first and second gate electrodes with channel region therebetween |
US20020177282A1 (en) * | 2001-05-23 | 2002-11-28 | Samsung Electronics Co., Ltd. | Method of forming semiconductor device having a GAA type transistor |
US6639246B2 (en) * | 2001-07-27 | 2003-10-28 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US6800513B2 (en) * | 2001-12-14 | 2004-10-05 | Hitachi, Ltd. | Manufacturing semiconductor device including forming a buried gate covered by an insulative film and a channel layer |
US6724046B2 (en) * | 2001-12-25 | 2004-04-20 | Kabushiki Kaisha Toshiba | Semiconductor device having patterned SOI structure and method for fabricating the same |
US6646307B1 (en) * | 2002-02-21 | 2003-11-11 | Advanced Micro Devices, Inc. | MOSFET having a double gate |
US6580132B1 (en) * | 2002-04-10 | 2003-06-17 | International Business Machines Corporation | Damascene double-gate FET |
US20030209761A1 (en) * | 2002-05-13 | 2003-11-13 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
US20040150520A1 (en) * | 2003-02-04 | 2004-08-05 | Barrie Robert P | Mobile object monitoring system |
US20050040464A1 (en) * | 2003-08-20 | 2005-02-24 | Noriyuki Miura | Soi type mosfet |
US20050051843A1 (en) * | 2003-09-08 | 2005-03-10 | Satoshi Inaba | Semiconductor device and manufacturing method thereof |
US20050110085A1 (en) * | 2003-11-20 | 2005-05-26 | Huilong Zhu | Dual gate finfet |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10170315B2 (en) | 2013-07-17 | 2019-01-01 | Globalfoundries Inc. | Semiconductor device having local buried oxide |
US20150137235A1 (en) * | 2013-11-18 | 2015-05-21 | Globalfoundries Inc | Finfet semiconductor device having local buried oxide |
US9252272B2 (en) * | 2013-11-18 | 2016-02-02 | Globalfoundries Inc. | FinFET semiconductor device having local buried oxide |
Also Published As
Publication number | Publication date |
---|---|
JP3962009B2 (en) | 2007-08-22 |
US6992358B2 (en) | 2006-01-31 |
JP2005167132A (en) | 2005-06-23 |
US20050121703A1 (en) | 2005-06-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6992358B2 (en) | Semiconductor device and method for manufacturing the same | |
US6448618B1 (en) | Semiconductor device and method for manufacturing the same | |
US7820551B2 (en) | Semiconductor device having fins FET and manufacturing method thereof | |
JP3239202B2 (en) | MOS transistor and method of manufacturing the same | |
US7754593B2 (en) | Semiconductor device and manufacturing method therefor | |
JP2002118255A (en) | Semiconductor device and manufacturing method thereof | |
US10325921B2 (en) | Semiconductor device and manufacturing method of the same | |
JP2008004738A (en) | Semiconductor device and method of manufacturing the same | |
JPH10214894A (en) | Semiconductor device and its manufacture | |
JP2001148472A (en) | Semiconductor device and manufacturing method therefor | |
JP2012004473A (en) | Semiconductor device and method for manufacturing semiconductor device | |
JP2000332242A (en) | Semiconductor device and manufacture thereof | |
KR100236248B1 (en) | Semiconductor device and manufacturing method thereof | |
KR100414735B1 (en) | A semiconductor device and A method for forming the same | |
US8043912B2 (en) | Manufacturing method of a semiconductor device having polycide wiring layer | |
US20080135973A1 (en) | Semiconductor device comprising high-withstand voltage mosfet and its manufacturing method | |
JPH11243195A (en) | Semiconductor device and manufacture thereof | |
JP3147161B2 (en) | Field effect transistor and method of manufacturing the same | |
US20050212040A1 (en) | Semiconductor device having gate sidewall structure in silicide process and producing method of the semiconductor device | |
JP2001196549A (en) | Semiconductor device and manufacturing method therefor | |
JP3937894B2 (en) | Semiconductor device | |
US7964917B2 (en) | Semiconductor device including liner insulating film | |
JP4564467B2 (en) | MIS type transistor and manufacturing method thereof | |
JP2004048017A (en) | Semiconductor device and method of manufacturing the same | |
JPH1126711A (en) | Semiconductor integrated circuit device and manufacture thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |