US20060049449A1 - Non-volatile semiconductor memory and method for fabricating a non-volatile semiconductor memory - Google Patents
Non-volatile semiconductor memory and method for fabricating a non-volatile semiconductor memory Download PDFInfo
- Publication number
- US20060049449A1 US20060049449A1 US11/103,612 US10361205A US2006049449A1 US 20060049449 A1 US20060049449 A1 US 20060049449A1 US 10361205 A US10361205 A US 10361205A US 2006049449 A1 US2006049449 A1 US 2006049449A1
- Authority
- US
- United States
- Prior art keywords
- memory cell
- volatile semiconductor
- source
- cell transistors
- semiconductor memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 147
- 238000000034 method Methods 0.000 title claims description 100
- 239000011159 matrix material Substances 0.000 claims abstract description 14
- 238000007667 floating Methods 0.000 claims description 59
- 230000002093 peripheral effect Effects 0.000 claims description 36
- 239000012535 impurity Substances 0.000 claims description 35
- 239000000758 substrate Substances 0.000 claims description 31
- 238000002955 isolation Methods 0.000 claims description 22
- 238000009792 diffusion process Methods 0.000 claims description 18
- 238000000151 deposition Methods 0.000 claims description 9
- 230000000149 penetrating effect Effects 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 103
- 239000010408 film Substances 0.000 description 77
- 230000004048 modification Effects 0.000 description 44
- 238000012986 modification Methods 0.000 description 44
- 230000008569 process Effects 0.000 description 32
- 239000012212 insulator Substances 0.000 description 25
- 101150067286 STS1 gene Proteins 0.000 description 17
- 101100028967 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) PDR5 gene Proteins 0.000 description 17
- 101150027289 Ubash3b gene Proteins 0.000 description 17
- 102100040338 Ubiquitin-associated and SH3 domain-containing protein B Human genes 0.000 description 17
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 17
- 229920005591 polysilicon Polymers 0.000 description 17
- 150000002500 ions Chemical class 0.000 description 16
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 9
- 239000000463 material Substances 0.000 description 9
- 239000011229 interlayer Substances 0.000 description 8
- 230000003071 parasitic effect Effects 0.000 description 8
- 238000010586 diagram Methods 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 6
- 230000000052 comparative effect Effects 0.000 description 5
- 238000001020 plasma etching Methods 0.000 description 5
- 235000012431 wafers Nutrition 0.000 description 5
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 229910052681 coesite Inorganic materials 0.000 description 4
- 229910052906 cristobalite Inorganic materials 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 229910052682 stishovite Inorganic materials 0.000 description 4
- 229910052905 tridymite Inorganic materials 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 238000007669 thermal treatment Methods 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- 229910001928 zirconium oxide Inorganic materials 0.000 description 3
- 101150005017 STS2 gene Proteins 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- 101150006480 Ubash3a gene Proteins 0.000 description 2
- 102100040337 Ubiquitin-associated and SH3 domain-containing protein A Human genes 0.000 description 2
- 101100313728 Vitis vinifera VINST1 gene Proteins 0.000 description 2
- 230000004931 aggregating effect Effects 0.000 description 2
- 229910002113 barium titanate Inorganic materials 0.000 description 2
- 229910052593 corundum Inorganic materials 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 2
- 239000005368 silicate glass Substances 0.000 description 2
- -1 silicon oxide nitride Chemical class 0.000 description 2
- 229910001845 yogo sapphire Inorganic materials 0.000 description 2
- 101100301219 Arabidopsis thaliana RDR6 gene Proteins 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 101000578349 Homo sapiens Nucleolar MIF4G domain-containing protein 1 Proteins 0.000 description 1
- 102100027969 Nucleolar MIF4G domain-containing protein 1 Human genes 0.000 description 1
- 101000902411 Pinus strobus Pinosylvin synthase 1 Proteins 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- GDFCWFBWQUEQIJ-UHFFFAOYSA-N [B].[P] Chemical compound [B].[P] GDFCWFBWQUEQIJ-UHFFFAOYSA-N 0.000 description 1
- YLNSPKBLFZKTHJ-UHFFFAOYSA-L [Si+2]=O.[F-].[F-] Chemical compound [Si+2]=O.[F-].[F-] YLNSPKBLFZKTHJ-UHFFFAOYSA-L 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- JRPBQTZRNDNNOP-UHFFFAOYSA-N barium titanate Chemical compound [Ba+2].[Ba+2].[O-][Ti]([O-])([O-])[O-] JRPBQTZRNDNNOP-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000036039 immunity Effects 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 230000006698 induction Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000012774 insulation material Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 230000037361 pathway Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8221—Three dimensional integrated circuits stacked in different levels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0688—Integrated circuits having a three-dimensional layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/41—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region of a memory region comprising a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0433—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and one or more separate select transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
Abstract
A non-volatile semiconductor memory includes memory cell transistors arranged in a matrix, wherein each of the memory cell transistors is a depletion mode MIS transistor.
Description
- This application is based upon and claims the benefit of priority from the prior Japanese Patent Applications No. P2004-258523, filed on Sep. 6, 2004; the entire contents of which are incorporated herein by reference.
- 1. Field of the Invention
- This present invention relates to a non-volatile semiconductor memory, more particularly, a non-volatile semiconductor memory and a method for fabricating the same using Silicon On Insulator (SOI) technique.
- 2. Description of the Related Art
- An electrically erasable programmable read-only memory (EEPROM) is known as a non-volatile semiconductor memory. In the EEPROM, a cell array is comprised in such a way that a memory cell transistor is arranged at an intersection where a word line in the row direction and a bit line in the column direction cross over each other. Among EEPROMS, the NAND flash EEPROM in which a plurality of memory cell transistors are connected in series, and which can erase all the written data simultaneously, has been in wide use.
- A memory cell transistor of the NAND flash EEPROM includes n+-source and drain regions which are opposite to each other; and a p channel region between the source and drain regions. A stacked gate structure is formed on the channel region in which a control gate electrode and a floating gate electrode are stacked. Memory cell transistors adjacent to one another in the row direction are isolated from one another by an element isolation region. The NAND flash EEPROM experiences of fluctuations in gate threshold voltage due to influence of parasitic capacitance in the element isolation region between memory cell transistors and parasitic capacitance between an interconnect and a substrate, and the like.
- In order to reduce the fluctuation in the gate threshold voltage due to the influence of the parasitic capacitance in the element isolation region and the parasitic capacitance between the interconnect and the substrate, a NAND flash EEPROM has been considered which employs SOI technology in which a semiconductor layer (SOI layer), arranged on the an embedded insulating layer (SOI insulator), serves as an active layer. According to the NAND flash EEPROM employing the SOI technology, the memory cell transistors adjacent to one another in the row direction are isolated from one another by the element isolation insulating film which is embedded as far as the SOI insulator, thereby enabling the parasitic capacitance in the element isolation region be reduced. In addition, since the SOI layer is formed on the SOI insulator, the parasitic capacitance between the interconnect and the substrate can be reduced, and hence the fluctuation in the gate threshold voltage can be reduced. As the memory cell transistor has been minaturized, an interval between the source and the drain of the memory cell transistor has become so narrower that influence of the short channel effect has increased in the NAND flash EEPROM employing the SOI technology.
- An aspect of the present invention inheres in a non-volatile semiconductor memory comprising memory cell transistors arranged in a matrix, wherein each of the memory cell transistors is a depletion mode MIS transistor.
- Another aspect of the present invention inheres in a non-volatile semiconductor memory having a plurality of memory cell transistors arranged in a matrix, wherein each of the memory cell transistors is a depletion mode MIS transistor including: source and drain regions having a first conductivity type disposed on an insulating layer; a channel region having the first conductivity type disposed between the source and drain regions, and having a lower impurity concentration than the source and drain regions; a floating gate electrode disposed above the channel region and insulated from the channel region; and a control gate electrode disposed above the floating gate electrode and insulated from the floating electrode.
- Further aspect of the present invention inheres in a method for fabricating a non-volatile semiconductor memory comprising, forming a depletion mode memory cell transistor, comprising: depositing a gate insulating film on a semiconductor layer having a first conductivity type disposed on an insulating layer; depositing a floating gate electrode on the gate insulating film; depositing an inter-electrode insulating film on the floating gate electrode; depositing a control gate electrode on the inter-electrode insulating film; forming a groove penetrating the control gate electrode, the inter-electrode insulating film and the floating gate electrode; and forming source and drain regions having the first conductivity type in the semiconductor layer under the groove.
-
FIG. 1 is a cross-sectional view in the column direction (I-I direction ofFIG. 2 ) showing an example of a cell array of a non-volatile semiconductor memory according to an embodiment of the present invention. -
FIG. 2 is a plan view showing an example of the cell array of the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 3 is a cross-sectional view in the row direction (II-II direction ofFIG. 2 ) showing an example of the cell array of the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 4 is an equivalent circuit diagram showing an example of the cell array of the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 5 is a graph showing an example of I-V characteristic of a memory cell transistor of the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 6 is a chart showing an example of operation voltage supplying to a wiring of the cell array of the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 7 is an equivalent circuit diagram for explaining writing operation of the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 8 is an equivalent circuit diagram for explaining erasing operation of the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 9 is an equivalent circuit diagram for explaining reading operation of the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 10 is a cross-sectional view for explaining a floating gate electrode, which does not store electron of the memory cell transistor of the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 11 is a cross-sectional view for explaining the floating gate electrode stores electron of the memory cell transistor of the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 12A is a cross-sectional view in the column direction (III-III direction ofFIG. 2 ) showing an example of a method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 12B is a cross-sectional view in the column direction (II-II direction ofFIG. 2 ) showing an example of the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 13A is a cross-sectional view in the column direction after the process ofFIG. 12A showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 13B is a cross-sectional view in the row direction after the process ofFIG. 12B showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 14A is a cross-sectional view in the column direction after the process ofFIG. 13A showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 14B is a cross-sectional view in the row direction after the process ofFIG. 13B showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 15A is a cross-sectional view in the column direction after the process ofFIG. 14A showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 15B is a cross-sectional view in the row direction after the process ofFIG. 14B showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 16A is a cross-sectional view in the column direction after the process ofFIG. 15A showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 16B is a cross-sectional view in the row direction after the process ofFIG. 15B showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 17A is a cross-sectional view in the column direction after the process ofFIG. 16A showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 17B is a cross-sectional view in the row direction after the process ofFIG. 16B showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 18A is a cross-sectional view in the column direction after the process ofFIG. 17A showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 18B is a cross-sectional view in the row direction after the process ofFIG. 17B showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 19A is a cross-sectional view in the column direction after the process ofFIG. 18A showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 19B is a cross-sectional view in the row direction after the process ofFIG. 18B showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 20A is a cross-sectional view in the column direction after the process ofFIG. 19A showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 20B is a cross-sectional view in the row direction after the process ofFIG. 19B showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 21A is a cross-sectional view in the column direction after the process ofFIG. 20A showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 21B is a cross-sectional view in the row direction after the process ofFIG. 20B showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 22A is a cross-sectional view in the column direction after the process ofFIG. 21A showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 22B is a cross-sectional view in the row direction after the process ofFIG. 21B showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 23A is a cross-sectional view in the column direction after the process ofFIG. 22A showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 23B is a cross-sectional view in the row direction after the process ofFIG. 22B showing the method for fabricating the non-volatile semiconductor memory according to the embodiment of the present invention. -
FIG. 24 is a cross-sectional view showing an example of a memory cell transistor of a non-volatile semiconductor memory according to a first modification of the present invention. -
FIG. 25 is a cross-sectional view for explaining operation of the memory cell transistor of the non-volatile semiconductor memory according to the first modification of the present invention. -
FIG. 26 is a cross-sectional view in the column direction (III-III direction ofFIG. 2 ) showing an example of a method for fabricating the non-volatile semiconductor memory according to a second modification of the present invention. -
FIG. 27 is a cross-sectional view in the column direction after the process ofFIG. 26 showing the method for fabricating the non-volatile semiconductor memory according to the second modification of the present invention. -
FIG. 28 is a cross-sectional view in the column direction showing an example of a cell array of a non-volatile semiconductor memory according to a third modification of the present invention. -
FIG. 29 is a cross-sectional view showing an example of a peripheral circuit in the non-volatile semiconductor memory according to the third modification of the present invention. -
FIG. 30A is a cross-sectional view showing an example of method for fabricating a cell array of a non-volatile semiconductor memory according to the third modification of the present invention. -
FIG. 30B is a cross-sectional view showing a method for fabricating a peripheral circuit of the non-volatile semiconductor memory according to the third modification of the present invention. -
FIG. 31A is a cross-sectional view after the process ofFIG. 30A showing the method for fabricating the cell array of the non-volatile semiconductor memory according to the third modification of the present invention. -
FIG. 31B is a cross-sectional view after the process ofFIG. 30B showing the method for fabricating the peripheral circuit of the non-volatile semiconductor memory according to the third modification of the present invention. -
FIG. 32A is a cross-sectional view after viewFIG. 31A showing the method for fabricating the cell array of the non-volatile semiconductor memory according to the third modification of the present invention. -
FIG. 32B is a cross-sectional view after the process ofFIG. 31B showing the method for fabricating the peripheral circuit of the non-volatile semiconductor memory according to the third modification of the present invention. -
FIG. 33A is a cross-sectional view after viewFIG. 32A showing the method for fabricating the cell array of the non-volatile semiconductor memory according to the third modification of the present invention. -
FIG. 33B is a cross-sectional view after the process ofFIG. 32B showing the method for fabricating the peripheral circuit of the non-volatile semiconductor memory according to the third modification of the present invention. -
FIG. 34A is a cross-sectional view after viewFIG. 33A showing the method for fabricating the cell array of the non-volatile semiconductor memory according to the third modification of the present invention. -
FIG. 34B is a cross-sectional view after the process ofFIG. 33B showing the method for fabricating the peripheral circuit of the non-volatile semiconductor memory according to the third modification of the present invention. -
FIG. 35 is a cross-sectional view showing another example of a peripheral circuit in a non-volatile semiconductor memory according to the third modification of the present invention. -
FIG. 36 is a circuit diagram showing an example of a two-transistor type cell array in a non-volatile semiconductor memory according to the fourth modification of the present invention. -
FIG. 37 is a block diagram showing an example of a flash memory system using a non-volatile semiconductor memory according to the fifth modification of the present invention. -
FIG. 38 is a cross-sectional view in the column direction showing an example of a non-volatile semiconductor memory according to the sixth modification of the present invention. -
FIG. 39 is a cross-sectional view in the row direction showing an example of a non-volatile semiconductor memory according to the sixth modification of the present invention. -
FIG. 40 is a cross-sectional view showing another example of a non-volatile semiconductor memory according to the sixth modification of the present invention. -
FIG. 41 is a cross-sectional view in the row direction showing a cell array of a non-volatile semiconductor memory according to a comparative example. -
FIG. 42 is a cross-sectional view in the row direction showing the call array of a non-volatile semiconductor memory according to the comparative example. - Various embodiments of the present invention will be described with reference to the accompanying drawings. It is to be noted that the same or similar reference numerals are applied to the same or similar parts and elements throughout the drawings, and the description of the same or similar parts and elements will be omitted or simplified.
- Generally and as it is conventional in the representation of semiconductor devices, it will be appreciated that the various drawings are not drawn to scale from one figure to another nor inside a given figure, and in particular that the layer thicknesses are arbitrarily drawn for facilitating the reading of the drawings.
- In the following descriptions, numerous specific details are set forth such as specific signal values, etc. to provide a thorough understanding of the present invention. However, it will be obvious to those skilled in the art that the present invention may be practiced without such specific details. In other instances, well-known circuits have been shown in block diagram form in order not to obscure the present invention in unnecessary detail.
- A non-volatile semiconductor memory according to an embodiment of the present invention is an insulating film (SOI insulator) and an NAND flash EEPROM in which a plurality of memory cell transistors are arranged in a matrix on the SOI insulator.
FIG. 1 is a cross-sectional view of the non-volatile semiconductor memory taken along the I-I line in the column direction as shown inFIG. 2 . As shown inFIG. 1 , the memory cell transistors MT11 to MT1n are depletion mode MIS transistors including source and drainregions 421 to 42 (n+1) having a first conductivity (n+) type. The memory cell transistors MT11 to MT1n are arranged on theSOI insulator 1, and are opposite to each other.Channel regions 411 to 41 n having a first conductivity (n−) type are interposed between each adjacent pair of the source and drainregions 421 to 42 (n+1). The impurity concentrations of thechannel regions 411 to 41 n are lower than that of the source and drainregions 421 to 42(n+1). Floatinggate electrodes 13 are insulated, and each is arranged above each of thechannel regions 411 to 41 n.Control gate electrodes 15 are insulated, and each is arranged above each of the floatinggate electrodes 13. - The memory cell transistors MT11 to MT1n include the
channel regions 411 to 41 n having a conductivity which is the same as that of the source and drainregions 421 to 42(n+1), thereby constituting the depletion mode MIS transistors. The “MIS transistor” is an insulated gate transistor, such as a field effect transistor (FET) and a static induction transistor (SIT), which controls channel current by gate voltage through an insulating film (gate insulating film) interposed between a gate electrode and a channel region. A MISFET in which a silicon oxide film (SiO2 film) is used as a gate insulating film is referred to as a metal oxide semiconductor field effect transistor (MOSFET). In addition SiO2, silicon nitride (Si3N4) tantalum oxide (Ta2O5), titanium oxide (TiO2), alumina (Al2O3), zirconium oxide (ZrO2) and the like can be used as a material for the gate insulating film of the MIS transistor. - In
FIG. 1 , for example, n (n is an integer) memory cell transistors MT11 to MT1n are arranged in the column direction so that they are adjacent to one another. Each of the memory cell transistors MT11 to MT1n is a depletion mode MIS transistor including: the source and drainregions 421 to 42(n+1), each of which is common to each adjacent pair of the memory cell transistors MT11 to MT1n; floatinggate electrodes 13, each of which is arranged above one of thechannel regions 411 to 41 n interposed between each adjacent pair of the source and drainregions 421 to 42(n+1) with a gate insulating film (tunnel oxide film) 12 interposed between the floating gate electrode and the channel region; andcontrol gate electrodes 15, each of which is arranged above each of the floatinggate electrodes 13 with an inter-electrodeinsulating film 14 interposed between the control gate electrode and the floating gate electrode. Each of the memory cell transistors Mt11 to MT11 is a depletion mode MIS transistor implemented by a stacked gate structure in which the floatinggate electrodes 13 and thecontrol gate electrodes 15 are stacked. Si3N4, Ta2O5, TiO2, Al2O3, ZrO2, oxide/nitride/oxide (ONO), phosphor silicate glass (PSG), boron phosphor silicate glass (BPSG), silicon oxide nitride (SiON), barium titanate (BaTiO3), silicon oxide fluoride (SiOxFx), and organic resins such as polyimide can be used as materials for the inter-electrode insulatingfilm 14. - SiO2, sapphire (Al2O3) and the like can be used as materials of the
SOI insulator 1 with which an SOI structure is provided. Single crystal silicon, silicon germanium (SiGe) and the like can be used as a material for an semiconductor layer (SOI layer) 2 provided on the top of theSOI insulating film 1. The n− channel regions 411 to 41 n and the n+-source and drainregions 421 to 42(n+1) are arranged in theSOI insulating layer 2. Each of thesource regions 421 to 42 n, each of thechannel regions 411 to 41 n and each of thedrain regions 422 to 42(n+1) are arranged alternately in one column direction so that, out of the plurality of memory cell transistors MT11 to MT1n arranged in the column direction in the matrix, thedrain region 422 of one memory cell transistor MT11 serves as thesource region 422 of another memory cell transistor MT12, adjacent to the memory cell transistor MT11. The memory cell transistors MT11 to MTmn are arranged in a plurality of parallel columns so that thesource regions 421 to 42 n, thechannel regions 411 to 41 n and thedrain regions 422 to 42(n+1) are isolated from the corresponding source regions, channel regions and drain regions in other columns. - Each of two select gate transistors STS1 and STD1 is arranged in, and adjacent to, each end of the column direction of the memory cell transistors MT11 to MT1n. The select gate transistor STS1 is an enhancement MIS transistor including: an n+ drain region 421 which is common a
source region 421 of the memory cell transistor MT 11 positioned in one end of the arrangement in the column direction; achannel region 42 having a second conductivity (p) type arranged so as to be adjacent to thedrain region 421; an n+ source region 43 arranged so as to be adjacent to thechannel region 42;select gate electrodes channel region 42 with thegate insulating film 12 interposed between thechannel region 42 and the set ofselect gate electrodes drain region 421, thechannel region 42 and thesource region 43 are arranged in theSOI layer 2. Asource line contact 18 is arranged on thesource region 43 so that thesource line contact 18 is adjacent to the select gate transistor STS1. - Alternatively, the select gate transistor STD1 is an enhancement MIS transistor including: an n+ source region 42(n+1) which is common a drain region 42(n+1) of the memory cell transistor MT in positioned in another end of the arrangement in the column direction; a
channel region 44 having a second conductivity type (p) arranged so as to be adjacent to the source region 42(n+1); an n+ drain region 45 arranged so as to be adjacent to thechannel region 44;select gate electrodes channel region 44 with thegate insulating film 12 interposed between thechannel region 44 and the set ofselect gate electrodes channel region 44 and thedrain region 45 are arranged in theSOI layer 2. Abit line contact 17 is arranged on thedrain region 45 so that thebit line contact 17 is adjacent to the select gate transistor STDl. - As shown in
FIG. 2 , the following are arranged in the column direction of a cell array in the non-volatile semiconductor memory according to the present embodiment: a source line SL connected to thesource line contact 18; a select gate line SGS to which theselect gate electrodes control gate electrodes 15 of the respective memory cell transistors MT11 to MT1n are connected; and a select gate line SGD to which theselect gate electrodes bit line contact 17 are arranged in the row direction. -
FIG. 3 is a cross-sectional view of the non-volatile semiconductor memory taken along the II-II line in the row direction shown inFIG. 2 . As shown inFIG. 3 , an elementisolation insulating film 6 is embedded between the floatinggate electrode 13 and thechannel region 411 of each of the memory cell transistors MT11 and MT21 which are adjacent to one another in the row direction. Elements of the respective memory cell transistors MT11 and MT21, which are adjacent to one another in the row direction, are completely isolated from one another. A peripheral circuit of a cell array arranged on a semiconductor substrate is further provided in the outside of the cell array comprised of a plurality of memory cell transistors. - An equivalent circuit of the non-volatile semiconductor memory according to the embodiment shown in FIGS. 1 to 3 is shown in
FIG. 4 . As shown inFIG. 4 , acell array 100 comprises m×n (m and n are integers) memory cell transistors MT11 to MT1n, MT21 to MT2n, . . . , MTmn to MTmn which are depletion mode MIS transistors. In thecell array 100, a plurality of memory cell transistors MT11 to MT11 are arranged as a group in a column; a plurality of memory cell transistors MT21 to MT2n are arranged as a group in another column; . . . ; and a plurality of memory cell transistors MTm1 to MTmn are arranged as a group in the other column. In addition, the group of memory cell transistors MT11 to MT1n, the group of memory cell transistors MT21 to MT2n, and the group of memory cell transistors MTm1 to MTmn are arranged in the row direction. In this way, the plurality of memory cell transistors MT11 to MT1n, MT21 to MT2n, . . . , MTm1 to MTmn are arranged in a matrix. - In a
cell array 100, the memory cell transistors MT11 to MT1n, the select gate transistors STS1 and STD1 are connected in series, thereby comprising a cell unit. The drain region of the enhancement mode select gate transistor STS1 which selects one out of the memory cell transistors MT11 to MT1n is connected to the source region of the memory cell transistor MT11 positioned at one end of the arrangement in which the group of memory cell transistors MT11 to MT1n are connected in series. The source region of the enhancement selective gate transistor STD1 which selects one out of the memory cell transistors MT11 to MT1n is connected to the drain region of the memory cell transistor MT1n positioned at the other end of the arrangement in which the group of memory cell transistors MT11 to MT1n are connected in series. The select gate transistor STS2, the memory cell transistors MT21 to MT2n and the select gate transistor STD2 are also connected in series, thereby comprising a cell unit; . . . ; the select gate transistor STSm, the memory cell transistors MTm1 to MTmn and the select gate transistor STDm are also connected in series, thereby comprising a cell unit. - The source regions of the respective select gate transistors STS1 to STSm are connected with a source line SL common the source regions. A
source line driver 103 which supplies voltage to the source line SL is connected to the source line SL. The following are connected to a row decoder 101: a select gate line SGS common the select gate transistors STS1 to STSm; a select gate line SGD common the select gate transistors STD1 to STDm; a word line WL1 common the memory cell transistors MT11, MT21, . . . , MTm1; a word line WL2 common the memory cell transistors MT12, MT22, . . . , MTm2; . . . ; and a word line WLn common the memory cell transistors MT1n, MT2n, . . . , MTmn. Therow decoder 101 obtains a row address decoded signal by decoding a row address signal, and supplies operation voltage to the word lines WL1 to WLm and the select gate lines SGS and SGD in a selective manner. Each of bit lines BL1 to BLm is connected to the drain region of each of the select gate transistors STD1 to STDm. Asense amplifier 102 and acolumn decoder 104 are connected to the bit lines BL1 to BLm. Thecolumn decoder 104 obtains a column address decoded signal by decoding a column address signal, and selects one out of the bit lines BL1 to BLm based on the column address decoded signal. Thesense amplifier 102 amplifies data which has been read from a memory cell transistor selected by therow decoder 101 and thecolumn decoder 104. - Next, a description will be provided for operations of writing, erasing and reading performed by the non-volatile semiconductor memory according to the embodiment of the present invention. In an initial state (data is 1) where the memory cell transistor MT11 shown in
FIG. 1 has not accumulated electrons in its floatinggate electrode 13, a threshold voltage of the memory cell transistor MT11 is a negative threshold voltage Ve as shown inFIG. 5 , since the memory cell transistor MT11 is a depletion mode memory cell transistor. To begin with, a description will be provided for an example of a writing operation with reference toFIGS. 6 and 7 . Hereinafter, it is assumed that the memory cell transistor MT11 is selected during its writing and reading operations. The memory cell transistor MT11 which has been selected is referred to as a “selected memory cell transistor,” and the memory cell transistors MT12 to MT1n, MT21 to MT2n, . . . , and MTm1 to MTmn which have not been selected are referred to as “non-selected memory cell transistors.” The bit line BL1 and the word line WL1 connected to the selected memory cell transistor MT11 are referred to as a “selected bit line” and a “selected word line” respectively. The bit lines BL2 to BLm and the word lines WL2 to WLn connected only to the non-selected memory cell transistors MT21 to MT 2 n, . . . , MTm1 and MTmn are referred to as “non-selected bit lines” and “non-selected word lines.” - A voltage of 0 V and a power supply voltage Vcc (for example, 3V) are applied to the selected bit line BL1 and the source line SL respectively. A voltage of 0 V is applied to the select gate line SGS, thus causing the select gate transistor STS1 to be in the “off” state, thus causing the source line SL to be in the “cut-off” state. The power supply voltage Vcc (for example, 3 V) is applied to the select gate line SGD, and the select gate transistor STD1 is caused to be in the “on” state, accordingly causing 0 V in the selected bit line BL1 to be transmitted to the selected memory cell transistor MT1n.
- A write voltage Vpgm (for example, 20 V) is applied to the selected word line WL1. An intermediate potential Vpass1 (for example, 10 V) is applied to each of the non-selected word lines WL2 to WLm. The selected memory cell transistor MT11 and the non-selected memory cell transistors MT12 to MT11 are all caused to be in the “on” state, thus causing 0 V in the selected bit line BL1 to be transmitted.
- In the selected memory cell transistor MT11, the write voltage Vpgm (for example, 20 V) is applied to the
control gate electrode 15 shown inFIG. 1 , and a high electric field is applied between thechannel region 411 underneath the floatinggate electrode 13 to which 0 V is transmitted from the selected bit line BL1 and the floatinggate electrode 13, thus injecting electrons into the floatinggate electrode 13 through thegate insulating film 12. Once electrons have been accumulated in floatinggate electrode 13, a threshold voltage of the selected memory cell transistor MT11 increases by ΔV from the negative threshold voltage Ve to a positive threshold voltage Vp, and accordingly the selected memory cell transistor MT11 is in the “write” state (data is 0). - For example, the power supply voltage Vcc (for instance, 3 V) is applied to each of the non-selected bit lines BL2 to BLm. A voltage of 0 V is applied to the select gate line SGS, and thus each of the select gate transistors STS2 to STSm is in the “off” state, accordingly causing the source line SL to be in the “cut-off” state. The power supply voltage Vcc (for example, 3 V) is applied to the select gate line SGD, thus causing each of the selected gate transistors STD2 to STDm to be in the “on” state. Accordingly, voltages (for example, 3 V-Vth V), which are obtained by subtracting the threshold voltage Vth in the select gate transistors STD2 to STDm from the power supply voltages Vcc in the non-selected bit lines BL2 to BLm respectively, to be transmitted to the non-selected memory cell transistors MT21 to MT2n, . . . , MTm1 to MTmn. Since the select gate line SGS is in the “cut-off” state, electric potential differences between each of the select gate transistors STD2 to STDm and each of the source regions of the respective non-selected memory cell transistors, to which the aforementioned voltages are transmitted, are caused to be (Vcc)−(Vcc−Vth)=Vth V. Consequently, the select gate transistors SGD2 to SGDm are also in the “cut-off” state.
- When the select gate transistors SGD2 to SGDm and the select gate transistors SGS2 to SGSm are cut off, the channel regions underneath the respective non-selected memory cell transistors MT21 to MT2n, . . . , MTm1 to MTmn are in the “on” state, and the channel regions from the source line SL and the bit lines BL2 to BLm are in the “floating” state. Potentials of channel regions which have been in the “floating” state are increased (larger than, or equal to, Vcc and smaller than, equal to, Vpass, for example 7 to 8 V) by the coupling of the potentials Vpgm and Vpass.
- Since channel potentials of the non-selected memory cell transistors MT21 to MT2n, . . . , MTm1 to MTmn are increased, even if the write voltage Vpgm (for example, 20V) is applied to the non-selected memory cell transistors MT21 to MT2n, . . . , MTm1 to MTmn, differences in potential between each of the non-selected memory cell transistors MT21 to MTm1 and each of the corresponding floating
gate electrodes 13 are small. Accordingly, electrons are not injected into the floatinggate electrodes 13. - Next, a description will be provided for an example of the erasing operation with reference to
FIGS. 6 and 8 . In the NAND flash EEPROM, data can be erased simultaneously from all the memory cell transistors in a selected block. Here, a description will be provided for an example of a simultaneous erasure of all the written data from the memory cell transistors MT11 to MT1n, MT21 to MT2n, . . . , MTm1 to MTmn in thecell array 100. - An erase voltage Vera (for example, 20 V) is applied to all the bit lines BL1 to BLm and the source line SL, respectively. An initial voltage Vsgd (for example, 4 V) is applied to the select gate line SGD, so that the select gate transistor STD1 is in the “on” state. Accordingly, the erase voltage Vera (for example, 20 V) in the bit line BL1 to BLm is transmitted to the memory cell transistors MT1n, MT2n, . . . , MTmn. An initial voltage Vsgs (for example, 4 V) is applied to the select gate line SGS, so that the select gate transistor STS1 is in an “on” state. Accordingly, the erase voltage Vera (for example, 20 V) in the source line SL is transmitted to the memory cell transistors MT11, MT21, . . . , MTm1.
- A voltage of 0 V is applied to all the word lines WL1 to WLn. Since the memory cell transistors MT11 to MT1n, MT21 to MT2n, . . . , MTm1 to MTmn are depletion mode memory cell transistors, the memory cell transistors MT11 to MT1n, MT21 to MT2n, . . . , MTm1 to MTmn are in the “on” state if 0 V is applied to the
control gate electrodes 15. When the erase voltage Vera (for example, 20 V) is applied to theSOI layer 2, electrons are emitted from the floatinggate electrodes 13 to the channel regions through thegate insulating film 12. Once the electrons are emitted from the floatinggate electrodes 13, the threshold voltage of the selected memory cell transistor MT11 is decreased by ΔV from a positive threshold voltage Vp to a negative threshold voltage Ve as shown inFIG. 5 . Thus, the selected memory cell transistor MT11 will in the “erase” state (date is 1). Consequently, data are erased simultaneously from the memory cell transistors MT11 to MT1n, MT21 to MT2n, . . . , MTm1 to MTmn. - Next, a description will be provided for an example of a reading operation with reference to
FIGS. 6 and 9 . A pre-charged voltage Vb1 (for example, 1 V) is applied to each of the bit lines BL1 to BLm, and 0 V is applied to the source line SL. The power supply voltage Vcc (for example, 3 V) is applied to the select gate line SGS, so that the select gate transistor STS1 is in the “on” state Accordingly, 0 V in the source line SL is transmitted to the memory cell transistors MT1n, MT21, . . . , MTm1. The power supply voltage Vcc (for example, 3 V) is applied to the select gate line SGD, so that the select gate transistor STD1 is in the “on” state. Accordingly, the pre-charged voltage Vb1 (for example, 1 V) in the bit lines BL1 to BLm is transmitted to the memory cell transistors MT1n, MT2n, . . . , MTmn. - A voltage Vread (for example, 4.5 V), which is higher than the power supply voltage Vcc, is applied to the non-selected word lines WL2 to WLm, so that the non-selected memory cell transistors MT12 to MT1n, MT21 to MT2n, and MTm1 to MTmn are in the “on” state. Accordingly, the non-selected memory cell transistors MT12 to MT1n, MT21 to MT2n, and MTm1 to MTmn serve as transfer transistors. A voltage of 0 V is applied to the selected word line WL1. In the memory cell transistor MT11, 0 V is applied to the
control gate electrode 15 as shown inFIGS. 10 and 11 . In a case where electrons have not been accumulated in the floatinggate electrode 13 as shown inFIG. 10 , the threshold voltage Ve of the selected memory cell transistor MT11 is less than 0 V as shown inFIG. 5 . For this reason, even if the voltage applied to thecontrol gate electrode 15 is 0 V, the selected memory cell transistor MT11 is in the “on” state, and accordingly channel current flows. On the other hand, when electrons have accumulated in the floatinggate electrode 13 as shown inFIG. 11 , the threshold voltage Vp of the selected memory cell transistor MT11 is higher than 0 V as shown inFIG. 5 . A depletion layer A of thechannel region 411 underneath the floatinggate electrode 13 spreads as shown inFIG. 11 . Accordingly, the memory cell transistor MT11 is in the “off” state. Thus, the channel current does not flow. If the channel current flows into the selected memory cell transistor MT11, it is judged on determined that the selected memory cell transistor MT11 is in the “erase” state (data is “1”). If the channel current does not flow into the selected memory cell transistor MT11, it is judged on determined that the selected memory cell transistor MT11 is in the “write” state (data is “0”). -
FIG. 41 shows a comparative example of enhancement memory cell transistors MT111 to MT11n. Each of the memory cell transistors MT111 to MT 11 n includes an n+-source and drainregion 104 which are provided on a p-semiconductor substrate 111, and a floatinggate electrode 113 and acontrol gate electrode 115 which are provided above a channel region between the source and drainregions 104. As each of the memory cell transistors MT111 to MT11 n as the enhancement transistor has been minaturized, the width W of the channel region between the source and drainregions 104 has become so narrow that the influence of the short channel effect has increased. On the contrary, the channel region is depleted in a state whrere electrons have been accumulated in the floatinggate electrode 13, thereby enabling the short channel effect to be reduced. This is because the memory cell transistors MT11 to MT1n are depletion mode transistors having the source and drainregions 421 to 42(n+1) and thechannel regions 411 to 41 n. - In addition, in a case where electrons have accumulated in the floating
gate electrode 13 of the selected memory cell transistor MT11 as shown inFIG. 11 , when 0 V is applied to thecontrol gate electrode 15 during a reading operation, thechannel region 411 is depleted, thus enabling the selected memory cell transistor MT11 to be fully in the “off” state. The thinner theSOI layer 2 is, the easier for the memory cell transistors MT11 to MT1 n to be in the “off” state. For this reason, it is preferable that theSOI layer 2 may have a thickness of approximately 30 nm to 40 nm, and it is more preferable that theSOI layer 2 may have a thickness of approximately 30 nm to 35 nm. - Furthermore, in the NAND flash EEPROM to which the SOI technology is adapted, a voltage of the same polarity is applied during operations of writing, erasing and reading as shown in
FIG. 6 , thereby the operations can be performed in common with the NAND flash EEPROM to which the SOI technology is not adapted. Consequently, the timing adjustment is easier, and the area of the peripheral circuit portion can be reduced, in comparison with a case where operation voltages of the two polarities, positive and negative, are applied. - Moreover, it is easier to cut off the source line SL and the bit line BL1, since the select
gate transistors STS 1 and STD1, shown inFIG. 1 , connected in series in the column direction with the memory cell transistors MT11 to MT1n are enhancement transistors. - Additionally, in the comparative example, influence of a capacitance Cch-sub between the
channel region 104 and thesemiconductor substrate 111 is large as shown inFIG. 42 . On the other hand, the capacitance of theSOI layer 2 can be reduced because of the SOI structure in which theSOI layer 2 is formed on theSOI insulator 1 as shown inFIG. 1 . In addition, the memory cell transistors MT111 and MT121 of the comparative case are isolated from one another in the row direction by element isolation regions (STI) 106, respectively, as shown inFIG. 42 , and a parasitic capacitance Csti is generated between the element isolation regions (STI) 106. On the other hand, the memory cell transistors MT11 and MT21 in the row direction are completely isolated from each other by the elementisolation insulating film 6 as shown inFIG. 3 . Consequently, parasitic capacitance Csti influence between the element isolation regions (STI) 106 shown inFIG. 42 can be reduced. Accordingly, punch-through immunity, field inversion breakdown voltage and the like do not have to be considered. For this reason, the widths Ws of the respective elementisolation insulating films 6 in the row direction shown inFIG. 3 can be set at a minimum width for allowing lithographic and etching techniques. - The peripheral circuit (MOS transistor), which is not illustrated, for driving the memory cell transistors MT11 to MT1n, MT21 to MT2n, . . . , MTm1 to MTmn can also be formed on the
SOI layer 2 provided in theSOI insulator 1. With regard to an n-channel MOS transistor used for a CMOS circuit, a p-type impurity diffusion layer and an n-type impurity diffusion layer may be used, in common with the select gate transistor. With regard to a p-channel MOS transistor used for the CMOS circuit, an n-type impurity diffusion layer and a p-type impurity diffusion layer may be used. - Next, a description will be provided for an example of a method for fabricating the non-volatile semiconductor memory according to the present embodiment. Here,
FIGS. 12A, 13A , and 23A show a fabrication cross-sectional process flow of thecell array 100 shown inFIG. 2 in the column direction taken along the III-III line. In addition,FIGS. 12B, 13B , . . . , and 23B show a fabrication cross-sectional process flow of thecell array 100 in the row direction taken along the II-II line. - As shown in
FIGS. 12A and 12B , theSOI layer 2 having a first conductivity type provided on theSOI insulator 1 is prepared. As a technique for providing theSOI layer 2 on theSOI insulator 1, the SIMOX technique, the wafer bonding technique and the like can be used. According to the SIMOX technique, oxygen ions (O+) are implanted into a silicon (Si) substrate, which is not illustrated, and then the silicon substrate is thermally treated. Thereby, theSOI insulator 1 is formed in the Si substrate, and theSOI layer 2 is formed on theSOI insulator 1. According to the wafer bonding technique, theSOI insulator 1 is formed on one of the two wafers. Then, the two wafers are bonded, and are thermally treated. Subsequently, one of the two wafers is made into a thin film through planarization, thereby forming theSOI layer 2. - A resist film is coated on the
SOI layer 2, and the resist film is patterned by the lithographic technique. As shown inFIGS. 13A and 13B , ions having p-type impurity such as boron (11B+) are implanted with the patterned resistfilm 21 used as a mask. Residual resistfilm 21 is removed by use of resist remover or the like. A resist film is coated on theSOI layer 2, and then the resist film is patterned with the lithographic technique. Subsequently, as shown inFIGS. 14A and 14B , ions having n-type impurity, such as phosphorus (31P+) and arsenic (75As+), are implanted with the patterned resistfilm 22 used as a mask. When deemed necessary, a resist film is also coated on the region surrounding thecell array 100, where the peripheral circuit is to be formed, and the coated resist film is patterned. Then, if necessary, ions are implanted. - As shown in
FIGS. 15A and 15B , a gate insulating film (tunnel oxidation film) 12 such as a SiO2 film is formed by use of the thermal oxidation method so that the thickness of the gate insulating film is approximately 1 nm to 15 nm. A p-doped first polysilicon layer (floating gate electrode) 13 x, which is going to be a floating gate electrode, is deposited on thegate insulating film 12 by reduced pressurized CVD so that the thickness of the first polysilicon layer may be 10 nm to 200 nm. Subsequently, amask material 5 such as a Si3N4 film is deposited on thefirst polysilicon layer 13 x by CVD so that the thickness of the mask material may be approximately 50 nm to 200 nm. - A resist film is spin-coated on the
mask material 5, and an etching mask of the resist film is formed by the lithographic technique. Parts of themask material 5 are removed in a selective manner by the reactive ion etching (RIE) in which an etching mask is used. After etching, the resist film is removed. With themask material 5 used as a mask, parts of thefirst polysilicon layer 13 x, thegate insulating film 12 and theSOI layer 2 are removed in the column direction in a selective manner until theSOI insulating layer 1 underneath the parts is exposed. As a result,groove portions 7 are formed which penetrate through thefirst polysilicon layer 13 x, thegate insulating film 12 and theSOI layer 2, as shown inFIGS. 16A and 16B . AlthoughFIG. 16B shows that parts of theSOI insulating layer 1 are removed, theSOI insulating layer 1 may remain planar. - As shown in
FIGS. 17A and 17B , an elementisolation insulating film 6 is embedded in thegroove portions 7 shown inFIG. 16B by CVD or the like so that the thickness of the elementisolation insulating film 6 is approximately 200 nm to 1,500 nm. As shown inFIGS. 18A and 18B , the elementisolation insulating film 6 is etched back by use of chemical-mechanical polishing (CMP) so that the elementisolation insulating film 6 may be planarized. The upper surfaces of the elementisolation insulating films 6 are situated in positions higher than the upper surfaces of thegate insulating films 12. As a result, the elements of the memory cell transistors MT11 to MT21 in the row direction are completely isolated from one another. - As shown in
FIGS. 19A and 19B , an inter-electrodeinsulating film 14 is deposited on the tops of the first polysilicn layers 13 x and the tops of the elementisolation insulating films 6 by CVD or the like. A resistfilm 23 is coated on the inter-electrode insulatingfilm 14, and the resistfilm 23 is patterned by the lithographic technique. As shown inFIGS. 20A and 20B , openingportions 8 are formed in a part of the inter-electrode insulatingfilm 14 with the patterned resistfilm 23 used as a mask by RIE or the like. As shown inFIGS. 21A and 21B , a p-doped second polysilicon layer (control gate electrode) 15 x, which will be a control gate electrode, is deposited on the inter-electrode insulatingfilm 14 by CVD so that the thickness of thesecond polysilicon layer 15 x is approximately 10 nm to 200 nm. - A resist
film 24 is coated on thesecond polysilicon layer 15 x, and the resistfilm 24 is patterned by the lithographic technique. As shown inFIGS. 22A and 22B , parts of thesecond polysilicon layer 15 x, the inter-electrode insulatinglayer 14, and thefirst polysilicon layer 13 x are removed in the row direction with the patterned resistfilm 24 used as a mask by RIE in a selective manner until thegate insulating film 12 underneath the parts is exposed. As a result, grooves are formed which penetrate through thesecond polysislicon layer 15 x, the inter-electrode insulatingfilm 14 and thefirst polysilicon layer 13 x. The resistfilm 24 is removed by a resist remover and the like. - Ions of 31P+ or 75As+ are implanted through the
gate insulating films 12 in a self-aligned manner with thesecond polysilicon layer 15 x used as a mask. Subsequently, n-type impurity ions of the first polysilicon layers 13 x and the second polysilison layers 15 x are activated by thermal treatment. Thereby, the floatinggate electrodes 13 and thecontrol gate electrodes 15 are formed. As shown inFIGS. 23A and 23B , p-type impurity ions and n-type impurity ions in theSOI layer 2 are activated. Accordingly, n+-type impurity diffusion layers (source and drain regions) 421 and 422 are formed in theSOI layer 2 positioned at the bottom of grooves as shown inFIG. 1 , and an n−-type impurity diffusion layer (channel region) 411 is formed in theSOI layer 2 underneath thefirst polysilicon layer 13 x. Consequently, the depletion mode memory cell transistor MT11 is formed. Similarly, n+-type impurity diffusion layers (source and drain regions) 423 to 42(n+1) are formed in theSOI layer 2 positioned at the bottom of the grooves as shown inFIG. 1 , and n−-type impurity diffusion layers (channel regions) 412 to 41 n are formed in theSOI layer 2 underneath thefirst polysilicon layer 13 x. Consequently, the memory cell transistors, illustration omitted, are crossed in the column direction and in the row direction and the memory cell transistors are formed in a matrix. - Simultaneously, the
select gate electrodes FIGS. 23A and 23B . A p-type impurity diffusion layer (channel region) 42 is formed in theSOI layer 2, and an n+-type impurity diffusion layer (source region) 43 is formed. Thereby, an enhancement mode select gate transistor STS1 is formed. Theselect gate electrodes FIG. 1 are formed, and the p-impurity diffusion layer (channel region) 44 and the n+-type impurity diffusion layer (drain region) 45 are formed. Thereby, the enhancement mode select gate transistor STD1 is also formed. Subsequently, predetermined interconnects and insulating films are formed or deposited, thereby completing the non-volatile semiconductor memory shown inFIG. 1 . - In accordance with the method for fabricating the semiconductor storage device according to the embodiment shown in
FIGS. 12A to 23B, the non-volatile semiconductor memory shown inFIG. 1 can be provided. Since the element isolation region (STI) 6 as shown inFIG. 1 does not have to be embedded, a minaturized process can be performed with ease. Note that the method for fabricating the non-volatile semiconductor memory shown inFIG. 12A toFIG. 23B is an example. It is possible to provide the non-volatile semiconductor memory by other various methods. - (First Modification)
- In a first modification of the present invention, with regard to the memory cell transistor MT11 shown in
FIG. 1 , n+-source and drainregions SOI layer 2 underneath a floatinggate electrode 13 as shown inFIG. 24 . - In a case where the
SOI layer 2 underneath the floatinggate electrode 13 is comprised of only ann channel region 411 as shown inFIG. 1 , if the voltage in acontrol gate electrode 15 is 0 V for an erasing operation in a state whrere electrons have accumulated in the floatinggate electrode 13, the erasing operation is retarded due to formation of a depletion layer in the n− channel region 411. - By contrast, according to the first modification, the n+-source and drain
regions SOI layer 2 underneath the floatinggate electrode 13 as shown inFIG. 24 , thereby the n+-source and drainregions gate electrode 13 and each of the n+-source and drainregions n channel region 411 is provided in the middle of theSOI layer 2 underneath the floatinggate electrode 13. Because of this, during the reading operation, the n− channel region 411 underneath the floatinggate electrode 13 is depleted as shown inFIG. 25 , accordingly forming a depletion layer A′. Thus, channel current can be fully off. - In according with the method for fabricating the non-volatile semiconductor memory according to the first modification, during the source and drain diffusion, the source and drain
regions n channel region 411 in the middle of theSOI layer 2 underneath the floatinggate electrode 13 and by diffusing an n-type impurity as far as parts of theSOI layer 2 underneath the floatinggate electrode 13. - (Second Modification)
- In a method for fabricating a non-volatile semiconductor memory according to a second modification, only p-type impurity ions are implanted in the entire surface of an
SOI layer 2, instead of implanting p-type impurity ions and n-type impurity ions into theSOI layer 2 in a selective manner as shown inFIGS. 13A to 14B. Subsequently, a series of steps shown inFIGS. 15A to 22B are performed in substantially the same manner. - Then, as shown in
FIG. 26 , n-type impurity ions are implanted in a self-aligned manner with asecond polysilicon layer 15 x used as a mask, and a thermal treatment is performed. As a result, n-type impurity ions in theSOI layer 2 are activated, and hence n+-source and drainregions source region 43 are formed as shown inFIG. 27 . In addition, the n-type impurity ions diffuse, and ann channel region 411 is formed in theSOI layer 2 underneath a floatinggate electrode 13. In the same way, n+-source and drainregions 423 to 42(n+1) as well as n-channel regions 412 to 41 n shown inFIG. 1 are formed. The n-type impurity ions diffuse, and hence each of the source and drainregion 421 and thesource region 43 is expanded by a length Ln into theSOI layer 2 underneathselect gate electrodes control gate electrode 15 in a memory cell transistor MT11 may be shorter than a length 2Ln aggregating the length Ln of the expansion of the source and drainregion 421 and the length Ln of the expanded thesource region 43. A length Lsg of each of theselect gate electrodes region 421 and the length Ln of the expanded thesource region 43. - As shown in
FIG. 13A , it is difficult to implant p-type impurity ions into parts of theSOI layer 2, on which a select gate transistor STS1 is formed, the length of which is denoted by Lp. By contrast, according to the second modification, ions are implanted in a self-aligned manner with thesecond polysilicon layer 15 x as a mask, and a thermal treatment is performed, as shown inFIG. 27 . Hence, a measurement margin equal to the length 2Ln can be achieved while a channel length Lp of a p channel region is formed, anda p channel region 42 underneath theselect gate electrodes - Note that it is possible to form
p channel region 44 underneath theselect gate electrode FIG. 1 easily in the same way. Since other steps are substantially the same as the steps shown inFIGS. 12A to 23B, repeated explanation is omitted. - (Third Modification)
- A non-volatile semiconductor memory according to a third modification is different from the non-volatile semiconductor memory shown in
FIG. 1 in that asemiconductor substrate 30 is arranged under anSOI insulator 1 x as shown inFIG. 28 . A convexcell array portion 30 x is provided in thesemiconductor substrate 30, and is connected with asource region 43 through afirst opening portion 32 provided in theSOI insulator 1 x. Asource line contact 18 is arranged over the convexcell array portion 30 x with thesource region 43 interposed between thesource line contact 18 and the convexcell array portion 30 x. - As shown in
FIG. 29 , a peripheral circuit (MIS transistor) Tp is arranged in the outer periphery of the cell array. The peripheral circuit Tp is formed by using as an active layer a peripheralconvex portion 30 y of thesemiconductor substrate 30 in contact with the peripheral circuit, through asecond opening portion 33 provided in theSOI insulator 1 x. Impurity diffusion layers 31 a and 31 b are provided in the peripheralconvex portion 30 y of thesemiconductor substrate 30.Gate electrodes gate insulating film 12 interposed between thegate electrode 13 c and the channel region. The peripheral circuit Tp is isolated from an adjacent element, illustration is omitted, by theSOI insulator 1 x. According to the third modification, the peripheral circuit Tp can be arranged, as it is, on thepresent semiconductor substrate 30, instead of being formed on theSOI insulator 1 employing the SOI technology. - Next, a description will be provided for a method for fabricating a non-volatile semiconductor memory according to the third modification shown in
FIGS. 28 and 29 , along with the cell array portion shown inFIGS. 30A, 31A , . . . , 34A and the peripheral circuit portion shown inFIGS. 30B, 31B , . . . , 34B. - As shown in
FIGS. 30A and 30B , thesemiconductor substrate 30 is prepared. A resist film is coated on thesemiconductor substrate 30, and the resist film is patterned by the lithographic technique. With the patterned resist film used as a mask, parts of thesemiconductor substrate 30 are removed in a selective manner by RIE or the like. As a result, the convexcell array portion 30 x and the peripheralconvex portion 30 y, which are at substantially the same horizontal level, are formed as shown inFIG. 28 . - By CVD or the like, the
SOI insulator 1 x is deposited on thesemiconductor substrate 30, as shown inFIG. 32A andFIG. 32B . As shown in 33A and 33B, theSOI insulator 1 x is etched back and planarized by CMP and the like, until the convexcell array portion 30 x and the peripheralconvex portion 30 y are exposed. - As shown in
FIGS. 34A and 34B , theSOI layer 2 is deposited on theSOI insulator 1 x by CVD and the like. As shown inFIG. 28 , thesource line contact 18 is formed over the convexcell array portion 30 x of thesemiconductor substrate 30 with theSOI layer 2 interposed between thesource line contact 18 and the convexcell array portion 30 x. Moreover, as shown inFIG. 29 , the peripheral circuit Tp is formed in the peripheralconvex portion 30 y of thesemiconductor substrate 30. The other steps are substantially the same as the series of steps shown inFIGS. 13A toFIG. 23B . For this reason, a description will be omitted for the common steps. - When the CMP shown in
FIGS. 33A and 33B is performed, if there is a planar surface which is larger than a certain area, it is difficult to control the flatness during the CMP. According to the third modification, it is easy to control the flatness by CMP, since the convexcell array portion 30 x is exposed in parts of theplanar SOI insulator 1 x as shown inFIG. 33A in the cell array section. - The peripheral circuit Tpx may be arranged in the
SOI layer 2 on thesemiconductor substrate 30, as shown inFIG. 35 . An element of the peripheral circuit Tpx is isolated by an element isolation region (STI) 31 from an element, illustration omitted, and which is adjacent the element of the peripheral circuit Tpx. The peripheral circuit Tpx can be provided by selectively removing parts of theSOI layer 2 and by embedding the element isolation region (STI) 31. - (Fourth Modification)
- As shown in
FIG. 36 , a non-volatile semiconductor memory according to a fourth modification of the present invention may have a two-transistor cell structure which is an expansion of a planar pattern structure of a one-transistor cell structure shown inFIG. 2 . The non-volatile semiconductor memory shown inFIG. 36 comprises acell array 100 x, acolumn decoder 104, asense amplifier 102, afirst row decoder 101 x, asecond row decoder 101 y and asource line driver 103. - The
cell array 100 x comprises a plurality ((m+1)×(n+1); m and n are integers) of memory cells MC00 to MCmn. Each of the memory cells MC includes a memory cell transistor MT and a select transistor ST. In each of the cell transistor and the select transistor a current pathway is connected in series. The memory cell transistor MT comprises a stacked gate structure including: a floating gate electrode formed above a semiconductor substrate with a gate insulating film interposed between the floating gate electrode and the semiconductor substrate; and a control gate electrode formed above the floating gate electrode with an inter-electrode insulating film interposed between the control gate electrode and the floating gate electrode. A source region of the memory cell transistor MT is connected to a drain region of the select transistor ST. Each of two memory cells MC adjacent to each other in the column direction share the source region of the select transistor ST or the drain region of the memory cell transistor MT. - The control gate electrodes of the respective memory cell transistors MT of the respective memory cells MC in the same row are commonly connected to one of word lines WL0 to WLm. The gates of the respective select transistors ST of the respective memory cells in the same row are connected to any one of select gate lines SG0 to SGm. The drain regions of the respective memory cell transistors MT of the respective memory cells MC in the same row are commonly connected to one of bit lines BL0 to BLn. The sources of the respective select transistors ST of the respective memory cells MC are commonly connected to a source line SL, and the source line SL is connected to a
source line driver 103. - The
column decoder 104 decodes a column address signal, thereby obtaining a column address decoded signal. One of the bit lines BL0 to BLn is selected on a basis of the column address decoded signal. The first andsecond row decoders first row decoder 101 x selects one of the word lines WL0 to WLn when writing is initiated. Thesecond row decoder 101 y selects one of the select gate lines SG0 to SGm when reading is initiated. Thesense amplifier 102 amplifies data which have been read out from a memory cell selected by thesecond row decoder 101 y and thecolumn decoder 104. Thesource line driver 103 supplies voltage to the source line SL during reading. - According to the fourth modification, the non-volatile semiconductor memory is designed to comprise the two-transistor cell structure, so that the memory cell MC is positively cut off, and thus enabling a readers operation to be performed. In addition, a three-transistor cell structure in which a select transistor ST is connected to both a source region and a drain region for each of the memory cell transistors MT can be easily expanded from the planar pattern shown in
FIG. 2 . - (Fifth Modification)
- As a fifth modification of the present invention, a description will be provided for a
flash memory system 142, which is an applied example of the non-volatile semiconductor memory shown inFIG. 1 , with reference toFIG. 37 . Theflash memory system 142 comprises ahost platform 144 and a universal serial bus (USB)flash device 146. Thehost platform 144 is connected to theUSB flash device 146 through a USB cable 148. Thehost platform 144 is connected to the USB cable 148 through aUSB host connector 150, and theUSB flash device 146 is connected to the USB cable 148 through a USBflash device connector 152. Thehost platform 144 comprises aUSB host controller 154 for controlling packet transfer on the USB. - The
USB flash device 146 includes: a USBflash device controller 156 for controlling other elements in theUSB flash device 146, and for controlling an interface to the USB bus of theUSB flash device 146; a USBflash device connector 152; and at least oneflash memory module 158 including a non-volatile semiconductor memory according to an embodiment of the present invention. - Once the
USB flash device 146 is connected to thehost platform 144, a standard USB listing process is started. At this point, thehot platform 114 recognizes theUSB flash device 146, and selects a mode of communications with theUSB flash device 146. Then, thehost platform 114 transmits data to, and receives data from, theUSB flash device 146 through an FIFO buffer, termed as an endpoint, for storing transmitted data. Thehost platform 144 recognizes changes in physical, electrical conditions such as disconnection and connection of theUSB flash device 146 and the like through the endpoint. In addition, if there is a packet to be received, thehost platform 144 receives it. - The
host platform 144 requests a service from theUSB flash device 146 by transmitting a request packet to theUSB host controller 154. TheUSB host controller 154 transmits a packet on the USB cable 148. If theUSB flash device 146 has an endpoint which receives this request packet, the requests are received by the USBflash device controller 156. - The USB
flash device controller 156 performs various operations such as reading data from theflash memory module 158, writing data to theflash memory module 158, erasing data and the like. In addition, the USBflash device controller 156 supports basic USB functions such as the acquisition of a USB address and the like. The USBflash device controller 156 controls theflash memory module 158 through acontrol line 160 for controlling output from theflash memory module 158, or, for example, through a read/write signal and various other signals such as a chip enable signal and the like. Theflash memory module 158 is also connected to the USBflash device controller 156 through anaddress data bus 162. Theaddress data bus 12 transfers a read command, a write command and an erase command as well as an address and data in theflash memory module 158. - In order to inform the
host platform 144 of a result and the state of various operations requested by thehost platform 144, theUSB flash device 146 transmits a state packet by use of a state endpoint (endpoint 0). At this point, thehost platform 144 checks whether or not there is a state packet, and theSB flash device 146 returns an empty packet or the state packet if there is no new packet of a state message. - According to the fifth modification, various functions of the
USB flash device 146 can be achieved. By eliminating the USB cable 148, the connectors may be connected directly. - (Sixth Modification)
- As show in
FIG. 38 andFIG. 39 , a non-volatile semiconductor memory according to a sixth modification of the present invention is -three-dimensionally integrated by stacking SOI structures. Theinter-layer dielectric 3 is disposed on elements such as the memory cell transistors MT11 to MT1n, the select gate transistors STD1 and STS1, and the like. Theinter-layer dielectric 3 is used for insulation material of an upper layer of the SOI structure. Memory cell transistors MT111 to MT11n are depletion mode MIS transistors including: n+ source and drainregions 521 to 52 (n+1) which are arranged on the inter-layer dielectric (SOI insulator) 3, and which are opposite to each other;n channel regions 511 to 51 n, each of which is interposed between each adjacent pair of the source and drainregions 521 to 52(n+1), and whose impurity concentrations are lower than those of the source and drainregions 521 to 52(n+1) ; floatinggate electrodes 63 which are insulated, and each of which is arranged above each of thechannel regions 511 to 51 n; andcontrol gate electrodes 65 which are insulated, each of which is arranged above each of the floatinggate electrodes 63. - Each of two select gate transistors STS11 and STD11 is arranged in, and adjacent to, each end of the column direction of the memory cell transistors MT111 to MT11n. The select gate transistor STS11 is an enhancement MIS transistor including: an n+ drain region 521 which is a region common a
source region 521 of the memory cell transistor MT111 positioned at one end of the arrangement in the column direction;p channel region 52 arranged so as to be adjacent to thedrain region 521; ann source region 53 arranged so as to be adjacent to thechannel region 52;select gate electrodes channel region 52 with thegate insulating film 62 interposed between thechannel region 52 and the set ofselect gate electrodes - Alternatively, the select gate transistor STD11 is an enhancement MIS transistor including: an n+ source region 52(n+1) which is common a drain region 52(n+1) of the memory cell transistor MT11n positioned at another end of the arrangement in the column direction;
a p channel region 54 arranged so as to be adjacent to the source region 52(n+1) ; an n+ drain region 55 arranged so as to be adjacent to thechannel region 54;select gate electrodes channel region 54 with thegate insulating film 62 interposed between thechannel region 54 and the set ofselect gate electrodes - A
bit line contact 171 is arranged on thedrain region 55 so that thebit line contact 171 is adjacent to the select gate transistor STD11. Asource line contact 181 is arranged on thesource region 53 so that thesource line contact 181 is adjacent to the select gate transistor STS11. Thebit line contact 171 and thesource line contact 181 are insulated at the periphery by theinter-layer dielectric 3, the insulatingfilm 7 on theinter-layer dielectric 3, and theinter-layer dielectric 4 on the insulatingfilm 7. - As shown in
FIG. 39 , theword line contacts element isolation region 8 isolates the memory cell transistors MT111 and MT121. Anelement insulation region 4 is disposed on elements such as the memory cell transistors MT111 to MT11n and the select gate transistors STS11 and STD11, and the like. - According to the sixth embodiment of the present invention, it is possible to integrate three-dimensionally by stacking SOI structures. Note that as shown in
FIG. 40 , thebit line contact 17 and thesource line contact 18 may be commonly disposed from the lower layer to the upper layer. In this case, as shown inFIG. 39 , theword line contacts - In the method for fabricating the non-volatile semiconductor memory according to the sixth embodiment of the present invention, after forming the memory cell transistors MT11 to MT1n and the select gate transistors STD1 and STS1, the
inter-layer dielectric 3 is formed by CVD or the like in order to cover the memory cell transistors MT11 to MT1n and the select gate transistors STD1 and STS1. Thereafter, the same procedure as other modifications may be used for forming the memory cell transistors MT11 to MT1n and the select gate transistors STD1 and STS1, the memory cell transistors MT111 to MT11n and the select gate transistors STD11 and STS11 on theinter-layer dielectric 3. - In the embodiment, m×n memory cell transistors MT11 to MT1n, MT21 to MT2n, . . . , MTm1 to MTmn are explained. However, actually a cell array may be comprised by more plurality of memory cell transistors, memory cells and blocks.
- Furthermore, in the embodiment, a biary NAND EEPROM is described. However, it is possible to adapt a multi-level storage, for example, three-level or more storage in the NAND EEPROM. Various modifications will become possible for those skilled in the art after receiving the teachings of the present disclosure without departing from the scope thereof.
Claims (20)
1. A non-volatile semiconductor memory comprising memory cell transistors arranged in a matrix, wherein each of the memory cell transistors is a depletion mode MIS transistor.
2. The non-volatile semiconductor memory of claim 1 , further comprising an enhancement mode select gate transistor connected to a source region of one of the memory cell transistors at one end of an array of the memory cell transistors arranded in a column direction of the matrix.
3. The non-volatile semiconductor memory of claim 1 , further comprising an enhancement mode select gate transistor connected to a drain region of one of the memory cell transistors at one end of an array of the memory cell transistors arranded in a column direction of the matrix.
4. A non-volatile semiconductor memory having a plurality of memory cell transistors arranged in a matrix, wherein each of the memory cell transistors is a depletion mode MIS transistor comprising:
source and drain regions having a first conductivity type disposed on an insulating layer;
a channel region having the first conductivity type disposed between the source and drain regions, and having a lower impurity concentration than the source and drain regions;
a floating gate electrode disposed above the channel region and insulated from the channel region; and
a control gate electrode disposed above the floating gate electrode and insulated from the floating electrode.
5. The non-volatile semiconductor memory of claim 4 , wherein a plurality of the source regions, the channel regions and the drain regions are extended in a column direction on the matrix so as to implement an array of memory cell transistors, sharing each of the drain regions with one of the source regions in a pair of the memory cell transistors adjacent to each other in the array, and the source regions, the channel regions and the drain regions arranged in a subject column are isolated respectively from the source regions, the channel regions and the drain regions of the memory cell transistors arranged in a column adjacent to the subject column.
6. The non-volatile semiconductor memory of claim 4 , further comprising a semiconductor substrate disposed under the insulating layer.
7. The non-volatile semiconductor memory of claim 4 , further comprising a select gate transistor comprising:
a second drain region having the first conductivity type common to a source region of one of the memory cell transistors at one end of the memory cell transistors arranged in a column direction of the matrix so as to implement an array;
a channel region having a second conductivity type adjacent to the second drain region;
a second source region having the first conductivity type adjacent to the second channel region; and
a select gate electrode disposed above the second conductivity type channel region and insulated from the second channel region.
8. The non-volatile semiconductor memory of claim 7 , further comprising a source line contact being contacted with the second source region.
9. The non-volatile semiconductor memory of claim 4 , further comprising a select gate transistor comprising:
a second source region having the first conductivity type common to a drain region of one of the memory cell transistors at one end of the memory cell transistors arranged in column direction of the matrix so as to implement an array;
a second channel region having a second conductivity type adjacent to the second drain region;
a second drain region having the first conductivity type adjacent to the second channel region; and
a select gate electrode disposed above the second channel region and insulated from the second channel region.
10. The non-volatile semiconductor memory of claim 9 , further comprising a bit line contact being contacted with the second drain region.
11. The non-volatile semiconductor memory of claim 5 , further comprising an element isolation insulating film isolating a plurality of the source regions, the channel regions and the drain regions from each other in respective column direction.
12. The non-volatile semiconductor memory of claim 6 , further comprising a peripheral circuit disposed on the semiconductor substrate outside of a cell array comprising the memory cell transistors.
13. The non-volatile semiconductor memory of claim 6 , wherein the semiconductor substrate comprises a peripheral convex portion contacting the peripheral circuit through an opening disposed in the insulating layer.
14. The non-volatile semiconductor memory of claim 8 , wherein the semiconductor substrate comprises a convex cell array portion contacting with the second source region through an opening disposed in the insulating layer.
15. A method for fabricating a non-volatile semiconductor memory comprising, forming a depletion mode memory cell transistor, comprising:
depositing a gate insulating film on a semiconductor layer having a first conductivity type disposed on an insulating layer;
depositing a floating gate electrode on the gate insulating film;
depositing an inter-electrode insulating film on the floating gate electrode;
depositing a control gate electrode on the inter-electrode insulating film;
forming a groove penetrating the control gate electrode, the inter-electrode insulating film and the floating gate electrode; and
forming source and drain regions having the first conductivity type in the semiconductor layer under the groove.
16. The method of claim 15 , further comprising forming enhancement mode select gate transistor, comprising:
forming an impurity diffusion having a second conductivity type layer in the semiconductor layer;
forming a select gate electrode on the impurity diffusion layer through the gate insulating film; and
forming second source and drain regions having the first type conductivity type in the impurity diffusion layer using the select gate electrode as a mask in a self-aligned manner.
17. The method of claim 15 , further comprising:
forming a peripheral convex portion from a part of the semiconductor substrate by removing a part of the semiconductor substrate selectively, before forming the semiconductor layer; and
removing a part of the insulating layer so as to expose the peripheral convex portion.
18. The method of claim 17 , wherein forming the semiconductor layer comprises depositing the semiconductor layer on the insulating layer and the peripheral convex portion.
19. The method of claim 18 , further comprising:
removing a part of the semiconductor layer so as to expose the peripheral convex portion; and
forming a peripheral circuit on the peripheral convex portion.
20. The method of claim 18 , further comprising:
forming a convex cell array portion from a part of the semiconductor substrate by removing a part of the semiconductor substrate selectively, before forming the semiconductor layer;
removing a part of the insulating layer so as to expose the convex cell array portion; and
forming a source line contact on the semiconductor layer directly above the convex cell array portion.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/832,459 US7750417B2 (en) | 2004-09-06 | 2007-08-01 | Non-volatile semiconductor memory and method for fabricating a non-volatile semiconductor memory |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004258523A JP2006073939A (en) | 2004-09-06 | 2004-09-06 | Nonvolatile semiconductor memory and manufacturing method thereof |
JP2004-258523 | 2004-09-06 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/832,459 Division US7750417B2 (en) | 2004-09-06 | 2007-08-01 | Non-volatile semiconductor memory and method for fabricating a non-volatile semiconductor memory |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060049449A1 true US20060049449A1 (en) | 2006-03-09 |
Family
ID=35995329
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/103,612 Abandoned US20060049449A1 (en) | 2004-09-06 | 2005-04-12 | Non-volatile semiconductor memory and method for fabricating a non-volatile semiconductor memory |
US11/832,459 Expired - Fee Related US7750417B2 (en) | 2004-09-06 | 2007-08-01 | Non-volatile semiconductor memory and method for fabricating a non-volatile semiconductor memory |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/832,459 Expired - Fee Related US7750417B2 (en) | 2004-09-06 | 2007-08-01 | Non-volatile semiconductor memory and method for fabricating a non-volatile semiconductor memory |
Country Status (2)
Country | Link |
---|---|
US (2) | US20060049449A1 (en) |
JP (1) | JP2006073939A (en) |
Cited By (174)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060237706A1 (en) * | 2005-04-06 | 2006-10-26 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory and method for controlling a non-volatile semiconductor memory |
US20070102749A1 (en) * | 2005-10-17 | 2007-05-10 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of fabricating the same |
US20070128815A1 (en) * | 2005-12-01 | 2007-06-07 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory and fabrication method for the same |
US20070138576A1 (en) * | 2005-12-19 | 2007-06-21 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory and method for manufacturing a non-volatile semiconductor memory |
US20070158736A1 (en) * | 2005-12-28 | 2007-07-12 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of fabricating the same |
US20070249166A1 (en) * | 2006-04-20 | 2007-10-25 | Advanced Micro Devices, Inc. | Method for fabricating a semiconductor component including a high capacitance per unit area capacitor |
EP1850374A3 (en) * | 2006-04-28 | 2007-11-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20080073695A1 (en) * | 2006-08-23 | 2008-03-27 | Kabushiki Kaisha Toshiba | Semiconductor memory and method for manufacturing a semiconductor memory |
US20080079082A1 (en) * | 2006-09-28 | 2008-04-03 | Hrl Laboratories, Llc | Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer |
US20080087932A1 (en) * | 2006-10-11 | 2008-04-17 | Yang-Soo Son | NAND flash memory devices having 3-dimensionally arranged memory cells and methods of fabricating the same |
US20080128780A1 (en) * | 2006-11-30 | 2008-06-05 | Kiyohito Nishihara | Non-volatile semiconductor storage device |
US20080135912A1 (en) * | 2006-12-07 | 2008-06-12 | Samsung Electronics Co., Ltd. | Memory device and method of fabricating the same |
US20080157092A1 (en) * | 2006-12-22 | 2008-07-03 | Fumitaka Arai | Nonvolatile semiconductor memory |
US20080173928A1 (en) * | 2006-12-21 | 2008-07-24 | Fumitaka Arai | Nonvolatile semiconductor memory and process of producing the same |
US20080179656A1 (en) * | 2007-01-26 | 2008-07-31 | Kabushiki Kaisha Toshiba | Semiconductor device, nonvolatile semiconductor memory device and manufacturing method of semiconductor device |
KR100864993B1 (en) * | 2006-04-06 | 2008-10-23 | 주식회사 하이닉스반도체 | Flash memory device and method of operating and manufacturing the same |
US20080283839A1 (en) * | 2006-12-18 | 2008-11-20 | Hiroshi Watanabe | Non-volatile semiconductor storage device and manufacturing method thereof |
WO2008156756A1 (en) * | 2007-06-19 | 2008-12-24 | Sandisk 3D Llc | Highly scalable thin film transistor |
US20080315280A1 (en) * | 2007-06-22 | 2008-12-25 | Shinichi Watanabe | Semiconductor memory device having memory cell unit and manufacturing method thereof |
US20090026524A1 (en) * | 2007-07-27 | 2009-01-29 | Franz Kreupl | Stacked Circuits |
US20090090964A1 (en) * | 2007-10-05 | 2009-04-09 | Shinichi Watanabe | Semiconductor device and method of manufacturing the same |
US20090121279A1 (en) * | 2007-10-12 | 2009-05-14 | Hirokazu Ishida | Semiconductor device and method of manufacturing the same |
US20090170255A1 (en) * | 2002-12-13 | 2009-07-02 | Hrl Laboratories, Llc | Integrated circuit modification using well implants |
US20090278193A1 (en) * | 2008-05-09 | 2009-11-12 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method of manufacturing the same |
US20090289293A1 (en) * | 2008-05-22 | 2009-11-26 | Takashi Izumida | Semiconductor device having tri-gate structure and manufacturing method thereof |
US20100058695A1 (en) * | 2008-09-09 | 2010-03-11 | Graig Cropper | Method and apparatus for protecting buildings from fire |
US20110147755A1 (en) * | 2009-12-21 | 2011-06-23 | Semiconductor Energy Laboratory Co., Ltd. | Thin film transistor |
US20110147745A1 (en) * | 2009-12-21 | 2011-06-23 | Semiconductor Energy Laboratory Co., Ltd. | Thin film transistor and manufacturing method thereof |
US7986000B2 (en) | 2008-11-10 | 2011-07-26 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US8039886B2 (en) | 2008-12-03 | 2011-10-18 | Kabushiki Kaisha Toshiba | Depletion-type NAND flash memory |
US8258583B1 (en) * | 2002-09-27 | 2012-09-04 | Hrl Laboratories, Llc | Conductive channel pseudo block process and circuit to inhibit reverse engineering |
US8476744B2 (en) | 2009-12-28 | 2013-07-02 | Semiconductor Energy Laboratory Co., Ltd. | Thin film transistor with channel including microcrystalline and amorphous semiconductor regions |
US8704230B2 (en) | 2010-08-26 | 2014-04-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20150340316A1 (en) * | 2013-03-15 | 2015-11-26 | Monolithic 3D Inc. | Novel semiconductor device and structure |
US9230826B2 (en) | 2010-08-26 | 2016-01-05 | Semiconductor Energy Laboratory Co., Ltd. | Etching method using mixed gas and method for manufacturing semiconductor device |
US10043781B2 (en) | 2009-10-12 | 2018-08-07 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10115663B2 (en) | 2012-12-29 | 2018-10-30 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10127344B2 (en) | 2013-04-15 | 2018-11-13 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US10157909B2 (en) | 2009-10-12 | 2018-12-18 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10217667B2 (en) | 2011-06-28 | 2019-02-26 | Monolithic 3D Inc. | 3D semiconductor device, fabrication method and system |
US10290682B2 (en) | 2010-10-11 | 2019-05-14 | Monolithic 3D Inc. | 3D IC semiconductor device and structure with stacked memory |
US10297586B2 (en) | 2015-03-09 | 2019-05-21 | Monolithic 3D Inc. | Methods for processing a 3D semiconductor device |
US10325651B2 (en) | 2013-03-11 | 2019-06-18 | Monolithic 3D Inc. | 3D semiconductor device with stacked memory |
CN109994485A (en) * | 2017-11-28 | 2019-07-09 | 意法半导体有限公司 | Including Z2The memory array of FET type memory cell |
US10354995B2 (en) | 2009-10-12 | 2019-07-16 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US10355121B2 (en) | 2013-03-11 | 2019-07-16 | Monolithic 3D Inc. | 3D semiconductor device with stacked memory |
US10366763B2 (en) * | 2017-10-31 | 2019-07-30 | Micron Technology, Inc. | Block read count voltage adjustment |
US10366970B2 (en) | 2009-10-12 | 2019-07-30 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10381328B2 (en) | 2015-04-19 | 2019-08-13 | Monolithic 3D Inc. | Semiconductor device and structure |
US10388568B2 (en) | 2011-06-28 | 2019-08-20 | Monolithic 3D Inc. | 3D semiconductor device and system |
US10388863B2 (en) | 2009-10-12 | 2019-08-20 | Monolithic 3D Inc. | 3D memory device and structure |
US10418369B2 (en) | 2015-10-24 | 2019-09-17 | Monolithic 3D Inc. | Multi-level semiconductor memory device and structure |
US10497713B2 (en) | 2010-11-18 | 2019-12-03 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US10515981B2 (en) | 2015-09-21 | 2019-12-24 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with memory |
US10522225B1 (en) | 2015-10-02 | 2019-12-31 | Monolithic 3D Inc. | Semiconductor device with non-volatile memory |
US10600657B2 (en) | 2012-12-29 | 2020-03-24 | Monolithic 3D Inc | 3D semiconductor device and structure |
US10600888B2 (en) | 2012-04-09 | 2020-03-24 | Monolithic 3D Inc. | 3D semiconductor device |
US10651054B2 (en) | 2012-12-29 | 2020-05-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10679977B2 (en) | 2010-10-13 | 2020-06-09 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US10825779B2 (en) | 2015-04-19 | 2020-11-03 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10833108B2 (en) | 2010-10-13 | 2020-11-10 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US10840239B2 (en) | 2014-08-26 | 2020-11-17 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10847540B2 (en) | 2015-10-24 | 2020-11-24 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US10892169B2 (en) | 2012-12-29 | 2021-01-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10892016B1 (en) | 2019-04-08 | 2021-01-12 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US10896931B1 (en) | 2010-10-11 | 2021-01-19 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10903089B1 (en) | 2012-12-29 | 2021-01-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10910364B2 (en) | 2009-10-12 | 2021-02-02 | Monolitaic 3D Inc. | 3D semiconductor device |
US10943934B2 (en) | 2010-10-13 | 2021-03-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US10978501B1 (en) | 2010-10-13 | 2021-04-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US10998374B1 (en) | 2010-10-13 | 2021-05-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11004694B1 (en) | 2012-12-29 | 2021-05-11 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11004719B1 (en) | 2010-11-18 | 2021-05-11 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11011507B1 (en) | 2015-04-19 | 2021-05-18 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11018191B1 (en) | 2010-10-11 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11018116B2 (en) | 2012-12-22 | 2021-05-25 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11018156B2 (en) | 2019-04-08 | 2021-05-25 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11018133B2 (en) | 2009-10-12 | 2021-05-25 | Monolithic 3D Inc. | 3D integrated circuit |
US11018042B1 (en) | 2010-11-18 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11024673B1 (en) | 2010-10-11 | 2021-06-01 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11030371B2 (en) | 2013-04-15 | 2021-06-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11031275B2 (en) | 2010-11-18 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11031394B1 (en) | 2014-01-28 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11043523B1 (en) | 2010-10-13 | 2021-06-22 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11056468B1 (en) | 2015-04-19 | 2021-07-06 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11063024B1 (en) | 2012-12-22 | 2021-07-13 | Monlithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11063071B1 (en) | 2010-10-13 | 2021-07-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US11087995B1 (en) | 2012-12-29 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11088050B2 (en) | 2012-04-09 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers |
US11088130B2 (en) | 2014-01-28 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11094576B1 (en) | 2010-11-18 | 2021-08-17 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11107808B1 (en) | 2014-01-28 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11107721B2 (en) | 2010-11-18 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with NAND logic |
US11114427B2 (en) | 2015-11-07 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor processor and memory device and structure |
US11114464B2 (en) | 2015-10-24 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11121021B2 (en) | 2010-11-18 | 2021-09-14 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11133344B2 (en) | 2010-10-13 | 2021-09-28 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11158674B2 (en) | 2010-10-11 | 2021-10-26 | Monolithic 3D Inc. | Method to produce a 3D semiconductor device and structure |
US11158652B1 (en) | 2019-04-08 | 2021-10-26 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11164811B2 (en) | 2012-04-09 | 2021-11-02 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers and oxide-to-oxide bonding |
US11164898B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11163112B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US11164770B1 (en) | 2010-11-18 | 2021-11-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11177140B2 (en) | 2012-12-29 | 2021-11-16 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11211279B2 (en) | 2010-11-18 | 2021-12-28 | Monolithic 3D Inc. | Method for processing a 3D integrated circuit and structure |
US11217565B2 (en) | 2012-12-22 | 2022-01-04 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11227897B2 (en) | 2010-10-11 | 2022-01-18 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11251149B2 (en) | 2016-10-10 | 2022-02-15 | Monolithic 3D Inc. | 3D memory device and structure |
US11257867B1 (en) | 2010-10-11 | 2022-02-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with oxide bonds |
US11270055B1 (en) | 2013-04-15 | 2022-03-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11296106B2 (en) | 2019-04-08 | 2022-04-05 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11296115B1 (en) | 2015-10-24 | 2022-04-05 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11309292B2 (en) | 2012-12-22 | 2022-04-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11315980B1 (en) | 2010-10-11 | 2022-04-26 | Monolithic 3D Inc. | 3D semiconductor device and structure with transistors |
US11327227B2 (en) | 2010-10-13 | 2022-05-10 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US11329059B1 (en) | 2016-10-10 | 2022-05-10 | Monolithic 3D Inc. | 3D memory devices and structures with thinned single crystal substrates |
US11341309B1 (en) | 2013-04-15 | 2022-05-24 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11355380B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | Methods for producing 3D semiconductor memory device and structure utilizing alignment marks |
US11355381B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11374118B2 (en) | 2009-10-12 | 2022-06-28 | Monolithic 3D Inc. | Method to form a 3D integrated circuit |
US11398569B2 (en) | 2013-03-12 | 2022-07-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11404466B2 (en) | 2010-10-13 | 2022-08-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11410912B2 (en) | 2012-04-09 | 2022-08-09 | Monolithic 3D Inc. | 3D semiconductor device with vias and isolation layers |
US11430667B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11430668B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11437368B2 (en) | 2010-10-13 | 2022-09-06 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11443971B2 (en) | 2010-11-18 | 2022-09-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11469271B2 (en) | 2010-10-11 | 2022-10-11 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US11476181B1 (en) | 2012-04-09 | 2022-10-18 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11482438B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11482439B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors |
US11482440B2 (en) | 2010-12-16 | 2022-10-25 | Monolithic 3D Inc. | 3D semiconductor device and structure with a built-in test circuit for repairing faulty circuits |
US11487928B2 (en) | 2013-04-15 | 2022-11-01 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11495484B2 (en) | 2010-11-18 | 2022-11-08 | Monolithic 3D Inc. | 3D semiconductor devices and structures with at least two single-crystal layers |
US11508605B2 (en) | 2010-11-18 | 2022-11-22 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11521888B2 (en) | 2010-11-18 | 2022-12-06 | Monolithic 3D Inc. | 3D semiconductor device and structure with high-k metal gate transistors |
US11569117B2 (en) | 2010-11-18 | 2023-01-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US11574109B1 (en) | 2013-04-15 | 2023-02-07 | Monolithic 3D Inc | Automation methods for 3D integrated circuits and devices |
US11594473B2 (en) | 2012-04-09 | 2023-02-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11600667B1 (en) | 2010-10-11 | 2023-03-07 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US11605663B2 (en) | 2010-10-13 | 2023-03-14 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11610802B2 (en) | 2010-11-18 | 2023-03-21 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with single crystal transistors and metal gate electrodes |
US11615977B2 (en) | 2010-11-18 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11616004B1 (en) | 2012-04-09 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11694944B1 (en) | 2012-04-09 | 2023-07-04 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11694922B2 (en) | 2010-10-13 | 2023-07-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11711928B2 (en) | 2016-10-10 | 2023-07-25 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11720736B2 (en) | 2013-04-15 | 2023-08-08 | Monolithic 3D Inc. | Automation methods for 3D integrated circuits and devices |
US11735501B1 (en) | 2012-04-09 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11735462B2 (en) | 2010-11-18 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US11763864B2 (en) | 2019-04-08 | 2023-09-19 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures with bit-line pillars |
US11784082B2 (en) | 2010-11-18 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11784169B2 (en) | 2012-12-22 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11804396B2 (en) | 2010-11-18 | 2023-10-31 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11812620B2 (en) | 2016-10-10 | 2023-11-07 | Monolithic 3D Inc. | 3D DRAM memory devices and structures with control circuits |
US11855100B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11854857B1 (en) | 2010-11-18 | 2023-12-26 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11855114B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11862503B2 (en) | 2010-11-18 | 2024-01-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11869965B2 (en) | 2013-03-11 | 2024-01-09 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US11869591B2 (en) | 2016-10-10 | 2024-01-09 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11869915B2 (en) | 2010-10-13 | 2024-01-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11881443B2 (en) | 2012-04-09 | 2024-01-23 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11901210B2 (en) | 2010-11-18 | 2024-02-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11916045B2 (en) | 2012-12-22 | 2024-02-27 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11923230B1 (en) | 2010-11-18 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11923374B2 (en) | 2013-03-12 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11930648B1 (en) | 2016-10-10 | 2024-03-12 | Monolithic 3D Inc. | 3D memory devices and structures with metal layers |
US11929372B2 (en) | 2010-10-13 | 2024-03-12 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11937422B2 (en) | 2015-11-07 | 2024-03-19 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US11935949B1 (en) | 2013-03-11 | 2024-03-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US11956952B2 (en) | 2015-08-23 | 2024-04-09 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US11961827B1 (en) | 2012-12-22 | 2024-04-16 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11967583B2 (en) | 2012-12-22 | 2024-04-23 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006294711A (en) * | 2005-04-06 | 2006-10-26 | Toshiba Corp | Nonvolatile semiconductor memory device and its controlling method |
JP2007329366A (en) * | 2006-06-09 | 2007-12-20 | Toshiba Corp | Semiconductor memory device |
JP2007221106A (en) | 2006-01-19 | 2007-08-30 | Toshiba Corp | Nand semiconductor memory device and method for fabrication thereof |
JP4810330B2 (en) | 2006-06-29 | 2011-11-09 | 株式会社東芝 | Semiconductor memory device |
JP4762118B2 (en) * | 2006-11-17 | 2011-08-31 | 株式会社東芝 | Nonvolatile semiconductor memory device |
JP4772709B2 (en) * | 2007-01-31 | 2011-09-14 | 株式会社東芝 | Semiconductor memory device |
JP5148131B2 (en) * | 2007-03-01 | 2013-02-20 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JP4643617B2 (en) | 2007-06-26 | 2011-03-02 | 株式会社東芝 | Nonvolatile semiconductor memory device |
JP2009059931A (en) * | 2007-08-31 | 2009-03-19 | Toshiba Corp | Nonvolatile semiconductor storage device |
US7952862B2 (en) * | 2008-02-22 | 2011-05-31 | Epson Imaging Devices Corporation | Electro-optical device and electronic apparatus |
US8067287B2 (en) * | 2008-02-25 | 2011-11-29 | Infineon Technologies Ag | Asymmetric segmented channel transistors |
JP5498011B2 (en) | 2008-11-13 | 2014-05-21 | 株式会社東芝 | Nonvolatile semiconductor memory device |
KR101075077B1 (en) * | 2009-11-30 | 2011-10-19 | 서울대학교산학협력단 | NAND flash memory device having oxide semiconductor channel |
US8847321B2 (en) | 2010-03-05 | 2014-09-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Cascode CMOS structure |
JP2014053435A (en) * | 2012-09-06 | 2014-03-20 | Toshiba Corp | Semiconductor device |
US9305650B2 (en) * | 2014-02-14 | 2016-04-05 | International Business Machines Corporation | Junction field-effect floating gate memory switch with thin tunnel insulator |
US20180037721A1 (en) * | 2016-08-02 | 2018-02-08 | Toto Ltd. | Stabilized polyolefin resin material |
Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2006A (en) * | 1841-03-16 | Clamp for crimping leather | ||
US5587604A (en) * | 1994-09-22 | 1996-12-24 | International Business Machines Corporation | Contacted body silicon-on-insulator field effect transistor |
US5698879A (en) * | 1994-08-19 | 1997-12-16 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
US5814854A (en) * | 1996-09-09 | 1998-09-29 | Liu; David K. Y. | Highly scalable FLASH EEPROM cell |
US6046938A (en) * | 1998-07-15 | 2000-04-04 | United Semiconductor Corp. | Structure of a flash memory |
US6115287A (en) * | 1997-11-27 | 2000-09-05 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device using SOI |
US6160297A (en) * | 1997-02-10 | 2000-12-12 | Kabushiki Kaisha Toshiba | Semiconductor memory device having a first source line arranged between a memory cell string and bit lines in the direction crossing the bit lines and a second source line arranged in parallel to the bit lines |
US6222224B1 (en) * | 1996-12-27 | 2001-04-24 | Kabushiki Kaisha Toshiba | Erasable and programmable nonvolatile semiconductor memory, semiconductor integrated circuit device having the semiconductor memory and method of manufacturing the semiconductor memory |
US6380032B1 (en) * | 2000-02-11 | 2002-04-30 | Samsung Electronics Co., Ltd. | Flash memory device and method of making same |
US6391695B1 (en) * | 2000-08-07 | 2002-05-21 | Advanced Micro Devices, Inc. | Double-gate transistor formed in a thermal process |
US6411548B1 (en) * | 1999-07-13 | 2002-06-25 | Kabushiki Kaisha Toshiba | Semiconductor memory having transistors connected in series |
US20020088976A1 (en) * | 2001-01-11 | 2002-07-11 | Samsung Electronics Co., Ltd. | Semiconductor device and method of manufacturing the same |
US20030111732A1 (en) * | 2001-12-13 | 2003-06-19 | Akira Goda | Superconductor device and method of manufacturing the same |
US6600173B2 (en) * | 2000-08-30 | 2003-07-29 | Cornell Research Foundation, Inc. | Low temperature semiconductor layering and three-dimensional electronic circuits using the layering |
US6617651B2 (en) * | 2001-07-19 | 2003-09-09 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US20040026748A1 (en) * | 2002-06-06 | 2004-02-12 | Akira Goda | Semiconductor device with source line and fabrication method thereof |
US20040166621A1 (en) * | 2000-02-29 | 2004-08-26 | Micron Technology, Inc. | Static NVRAM with ultra thin tunnel oxides |
US20040262670A1 (en) * | 2003-06-30 | 2004-12-30 | Kabushiki Kaisha Toshiba | Semiconductor device including nonvolatile memory and method for fabricating the same |
US20050002231A1 (en) * | 2003-07-04 | 2005-01-06 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory and manufacturing method for the same |
US6878985B2 (en) * | 2002-11-29 | 2005-04-12 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device having a memory cell that includes a floating gate electrode and control gate electrode |
US20050285178A1 (en) * | 2004-06-28 | 2005-12-29 | Micron Technology, Inc. | Formation of memory cells and select gates of NAND memory arrays |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2630278B2 (en) * | 1994-10-26 | 1997-07-16 | 日本電気株式会社 | Nonvolatile semiconductor memory device and method of manufacturing the same |
JPH08204035A (en) | 1995-01-30 | 1996-08-09 | Sony Corp | Semiconductor memory device |
JP4080050B2 (en) | 1997-03-07 | 2008-04-23 | シャープ株式会社 | Ferroelectric memory cell, semiconductor structure and manufacturing method thereof |
US6242771B1 (en) | 1998-01-02 | 2001-06-05 | Sharp Laboratories Of America, Inc. | Chemical vapor deposition of PB5GE3O11 thin film for ferroelectric applications |
-
2004
- 2004-09-06 JP JP2004258523A patent/JP2006073939A/en active Pending
-
2005
- 2005-04-12 US US11/103,612 patent/US20060049449A1/en not_active Abandoned
-
2007
- 2007-08-01 US US11/832,459 patent/US7750417B2/en not_active Expired - Fee Related
Patent Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2006A (en) * | 1841-03-16 | Clamp for crimping leather | ||
US5698879A (en) * | 1994-08-19 | 1997-12-16 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
US5587604A (en) * | 1994-09-22 | 1996-12-24 | International Business Machines Corporation | Contacted body silicon-on-insulator field effect transistor |
US5814854A (en) * | 1996-09-09 | 1998-09-29 | Liu; David K. Y. | Highly scalable FLASH EEPROM cell |
US6222224B1 (en) * | 1996-12-27 | 2001-04-24 | Kabushiki Kaisha Toshiba | Erasable and programmable nonvolatile semiconductor memory, semiconductor integrated circuit device having the semiconductor memory and method of manufacturing the semiconductor memory |
US6160297A (en) * | 1997-02-10 | 2000-12-12 | Kabushiki Kaisha Toshiba | Semiconductor memory device having a first source line arranged between a memory cell string and bit lines in the direction crossing the bit lines and a second source line arranged in parallel to the bit lines |
US6115287A (en) * | 1997-11-27 | 2000-09-05 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device using SOI |
US6046938A (en) * | 1998-07-15 | 2000-04-04 | United Semiconductor Corp. | Structure of a flash memory |
US6411548B1 (en) * | 1999-07-13 | 2002-06-25 | Kabushiki Kaisha Toshiba | Semiconductor memory having transistors connected in series |
US6380032B1 (en) * | 2000-02-11 | 2002-04-30 | Samsung Electronics Co., Ltd. | Flash memory device and method of making same |
US20040166621A1 (en) * | 2000-02-29 | 2004-08-26 | Micron Technology, Inc. | Static NVRAM with ultra thin tunnel oxides |
US6391695B1 (en) * | 2000-08-07 | 2002-05-21 | Advanced Micro Devices, Inc. | Double-gate transistor formed in a thermal process |
US6600173B2 (en) * | 2000-08-30 | 2003-07-29 | Cornell Research Foundation, Inc. | Low temperature semiconductor layering and three-dimensional electronic circuits using the layering |
US20020088976A1 (en) * | 2001-01-11 | 2002-07-11 | Samsung Electronics Co., Ltd. | Semiconductor device and method of manufacturing the same |
US6617651B2 (en) * | 2001-07-19 | 2003-09-09 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US20030111732A1 (en) * | 2001-12-13 | 2003-06-19 | Akira Goda | Superconductor device and method of manufacturing the same |
US20040026748A1 (en) * | 2002-06-06 | 2004-02-12 | Akira Goda | Semiconductor device with source line and fabrication method thereof |
US6878985B2 (en) * | 2002-11-29 | 2005-04-12 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device having a memory cell that includes a floating gate electrode and control gate electrode |
US20040262670A1 (en) * | 2003-06-30 | 2004-12-30 | Kabushiki Kaisha Toshiba | Semiconductor device including nonvolatile memory and method for fabricating the same |
US20050002231A1 (en) * | 2003-07-04 | 2005-01-06 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory and manufacturing method for the same |
US20050285178A1 (en) * | 2004-06-28 | 2005-12-29 | Micron Technology, Inc. | Formation of memory cells and select gates of NAND memory arrays |
Cited By (224)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8258583B1 (en) * | 2002-09-27 | 2012-09-04 | Hrl Laboratories, Llc | Conductive channel pseudo block process and circuit to inhibit reverse engineering |
US20090170255A1 (en) * | 2002-12-13 | 2009-07-02 | Hrl Laboratories, Llc | Integrated circuit modification using well implants |
US8524553B2 (en) | 2002-12-13 | 2013-09-03 | Hrl Laboratories, Llc | Integrated circuit modification using well implants |
US20060237706A1 (en) * | 2005-04-06 | 2006-10-26 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory and method for controlling a non-volatile semiconductor memory |
US7528447B2 (en) | 2005-04-06 | 2009-05-05 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory and method for controlling a non-volatile semiconductor memory |
US20070102749A1 (en) * | 2005-10-17 | 2007-05-10 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of fabricating the same |
US7459748B2 (en) * | 2005-10-17 | 2008-12-02 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US20070128815A1 (en) * | 2005-12-01 | 2007-06-07 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory and fabrication method for the same |
US20070138576A1 (en) * | 2005-12-19 | 2007-06-21 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory and method for manufacturing a non-volatile semiconductor memory |
US7432561B2 (en) | 2005-12-19 | 2008-10-07 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory and method for manufacturing a non-volatile semiconductor memory |
US20070158736A1 (en) * | 2005-12-28 | 2007-07-12 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of fabricating the same |
US7696559B2 (en) | 2005-12-28 | 2010-04-13 | Kabushiki Kaisha Toshiba | Semiconductor memory device including pillar-shaped semiconductor layers and a method of fabricating the same |
KR100864993B1 (en) * | 2006-04-06 | 2008-10-23 | 주식회사 하이닉스반도체 | Flash memory device and method of operating and manufacturing the same |
GB2450457A (en) * | 2006-04-20 | 2008-12-24 | Advanced Micro Devices Inc | Method for dabricating a semiconductor component including a hgh capacitance per unit area capacitor |
US20070249166A1 (en) * | 2006-04-20 | 2007-10-25 | Advanced Micro Devices, Inc. | Method for fabricating a semiconductor component including a high capacitance per unit area capacitor |
WO2007126488A3 (en) * | 2006-04-20 | 2008-01-31 | Advanced Micro Devices Inc | Method for fabricating a semiconductor component including a high capacitance per unit area capacitor |
US7439127B2 (en) | 2006-04-20 | 2008-10-21 | Advanced Micro Devices, Inc. | Method for fabricating a semiconductor component including a high capacitance per unit area capacitor |
WO2007126488A2 (en) * | 2006-04-20 | 2007-11-08 | Advanced Micro Devices, Inc. | Method for fabricating a semiconductor component including a high capacitance per unit area capacitor |
EP1850374A3 (en) * | 2006-04-28 | 2007-11-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20070281400A1 (en) * | 2006-04-28 | 2007-12-06 | Shunpei Yamazaki | Semiconductor device and manufacturing method thereof |
US8980733B2 (en) | 2006-04-28 | 2015-03-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US7821002B2 (en) | 2006-04-28 | 2010-10-26 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US7884422B2 (en) | 2006-08-23 | 2011-02-08 | Kabushiki Kaisha Toshiba | Semiconductor memory and method for manufacturing a semiconductor memory |
US20080073695A1 (en) * | 2006-08-23 | 2008-03-27 | Kabushiki Kaisha Toshiba | Semiconductor memory and method for manufacturing a semiconductor memory |
US8564073B1 (en) | 2006-09-28 | 2013-10-22 | Hrl Laboratories, Llc | Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer |
US20080079082A1 (en) * | 2006-09-28 | 2008-04-03 | Hrl Laboratories, Llc | Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer |
US8168487B2 (en) | 2006-09-28 | 2012-05-01 | Hrl Laboratories, Llc | Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer |
TWI423430B (en) * | 2006-10-11 | 2014-01-11 | 三星電子股份有限公司 | Nand flash memory devices having 3-dimensionally arranged memory cells and methods of fabricating the same |
US20080087932A1 (en) * | 2006-10-11 | 2008-04-17 | Yang-Soo Son | NAND flash memory devices having 3-dimensionally arranged memory cells and methods of fabricating the same |
US7602028B2 (en) * | 2006-10-11 | 2009-10-13 | Samsung Electronics Co., Ltd. | NAND flash memory devices having 3-dimensionally arranged memory cells and methods of fabricating the same |
US20080128780A1 (en) * | 2006-11-30 | 2008-06-05 | Kiyohito Nishihara | Non-volatile semiconductor storage device |
US7781807B2 (en) * | 2006-11-30 | 2010-08-24 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor storage device |
US8334562B2 (en) | 2006-12-07 | 2012-12-18 | Samsung Electronics Co., Ltd. | Memory device and method of fabricating the same |
CN101197379B (en) * | 2006-12-07 | 2011-04-06 | 三星电子株式会社 | Memory device and method of fabricating the same |
US20080135912A1 (en) * | 2006-12-07 | 2008-06-12 | Samsung Electronics Co., Ltd. | Memory device and method of fabricating the same |
US7808036B2 (en) * | 2006-12-07 | 2010-10-05 | Samsung Electronics Co., Ltd. | Memory device and method of fabricating the same |
US20080283839A1 (en) * | 2006-12-18 | 2008-11-20 | Hiroshi Watanabe | Non-volatile semiconductor storage device and manufacturing method thereof |
US7777227B2 (en) | 2006-12-18 | 2010-08-17 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor storage device and manufacturing method thereof |
US8148216B2 (en) | 2006-12-21 | 2012-04-03 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory and process of producing the same |
US20110092033A1 (en) * | 2006-12-21 | 2011-04-21 | Fumitaka Arai | Nonvolatile semiconductor memory and process of producing the same |
US20080173928A1 (en) * | 2006-12-21 | 2008-07-24 | Fumitaka Arai | Nonvolatile semiconductor memory and process of producing the same |
US7875922B2 (en) | 2006-12-21 | 2011-01-25 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory and process of producing the same |
US20110024827A1 (en) * | 2006-12-22 | 2011-02-03 | Fumitaka Arai | Nonvolatile semiconductor memory |
US8269267B2 (en) | 2006-12-22 | 2012-09-18 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory |
US7829948B2 (en) | 2006-12-22 | 2010-11-09 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory |
US20080157092A1 (en) * | 2006-12-22 | 2008-07-03 | Fumitaka Arai | Nonvolatile semiconductor memory |
US20080179656A1 (en) * | 2007-01-26 | 2008-07-31 | Kabushiki Kaisha Toshiba | Semiconductor device, nonvolatile semiconductor memory device and manufacturing method of semiconductor device |
US7888205B2 (en) | 2007-06-19 | 2011-02-15 | Sandisk 3D Llc | Highly scalable thin film transistor |
WO2008156756A1 (en) * | 2007-06-19 | 2008-12-24 | Sandisk 3D Llc | Highly scalable thin film transistor |
US20080315206A1 (en) * | 2007-06-19 | 2008-12-25 | Herner S Brad | Highly Scalable Thin Film Transistor |
US20100173457A1 (en) * | 2007-06-19 | 2010-07-08 | Sandisk 3D Llc | Highly scalable thin film transistor |
US20080315280A1 (en) * | 2007-06-22 | 2008-12-25 | Shinichi Watanabe | Semiconductor memory device having memory cell unit and manufacturing method thereof |
US20090026524A1 (en) * | 2007-07-27 | 2009-01-29 | Franz Kreupl | Stacked Circuits |
DE102007037490A1 (en) * | 2007-07-27 | 2009-02-19 | Qimonda Ag | Stacked circuits |
US20090090964A1 (en) * | 2007-10-05 | 2009-04-09 | Shinichi Watanabe | Semiconductor device and method of manufacturing the same |
US8183671B2 (en) * | 2007-10-05 | 2012-05-22 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US8110867B2 (en) * | 2007-10-05 | 2012-02-07 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US20120080741A1 (en) * | 2007-10-05 | 2012-04-05 | Shinichi Watanabe | Semiconductor device and method of manufacturing the same |
US20090121279A1 (en) * | 2007-10-12 | 2009-05-14 | Hirokazu Ishida | Semiconductor device and method of manufacturing the same |
US20090278193A1 (en) * | 2008-05-09 | 2009-11-12 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method of manufacturing the same |
US8237218B2 (en) | 2008-05-09 | 2012-08-07 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method of manufacturing the same |
US8026546B2 (en) | 2008-05-09 | 2011-09-27 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method of manufacturing the same |
US8258562B2 (en) | 2008-05-22 | 2012-09-04 | Kabushiki Kaisha Toshiba | Semiconductor device having tri-gate structure and manufacturing method thereof |
US20090289293A1 (en) * | 2008-05-22 | 2009-11-26 | Takashi Izumida | Semiconductor device having tri-gate structure and manufacturing method thereof |
US20100058695A1 (en) * | 2008-09-09 | 2010-03-11 | Graig Cropper | Method and apparatus for protecting buildings from fire |
US7986000B2 (en) | 2008-11-10 | 2011-07-26 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US8039886B2 (en) | 2008-12-03 | 2011-10-18 | Kabushiki Kaisha Toshiba | Depletion-type NAND flash memory |
US10366970B2 (en) | 2009-10-12 | 2019-07-30 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10388863B2 (en) | 2009-10-12 | 2019-08-20 | Monolithic 3D Inc. | 3D memory device and structure |
US10910364B2 (en) | 2009-10-12 | 2021-02-02 | Monolitaic 3D Inc. | 3D semiconductor device |
US10354995B2 (en) | 2009-10-12 | 2019-07-16 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US10043781B2 (en) | 2009-10-12 | 2018-08-07 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11018133B2 (en) | 2009-10-12 | 2021-05-25 | Monolithic 3D Inc. | 3D integrated circuit |
US11374118B2 (en) | 2009-10-12 | 2022-06-28 | Monolithic 3D Inc. | Method to form a 3D integrated circuit |
US10157909B2 (en) | 2009-10-12 | 2018-12-18 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US8575608B2 (en) | 2009-12-21 | 2013-11-05 | Semiconductor Energy Laboratory Co., Ltd. | Thin film transistor and manufacturing method thereof |
US20110147755A1 (en) * | 2009-12-21 | 2011-06-23 | Semiconductor Energy Laboratory Co., Ltd. | Thin film transistor |
US8829522B2 (en) | 2009-12-21 | 2014-09-09 | Semiconductor Energy Laboratory Co., Ltd. | Thin film transistor |
US20110147745A1 (en) * | 2009-12-21 | 2011-06-23 | Semiconductor Energy Laboratory Co., Ltd. | Thin film transistor and manufacturing method thereof |
US8476744B2 (en) | 2009-12-28 | 2013-07-02 | Semiconductor Energy Laboratory Co., Ltd. | Thin film transistor with channel including microcrystalline and amorphous semiconductor regions |
US9257561B2 (en) | 2010-08-26 | 2016-02-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9230826B2 (en) | 2010-08-26 | 2016-01-05 | Semiconductor Energy Laboratory Co., Ltd. | Etching method using mixed gas and method for manufacturing semiconductor device |
US8704230B2 (en) | 2010-08-26 | 2014-04-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US11257867B1 (en) | 2010-10-11 | 2022-02-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with oxide bonds |
US10290682B2 (en) | 2010-10-11 | 2019-05-14 | Monolithic 3D Inc. | 3D IC semiconductor device and structure with stacked memory |
US11227897B2 (en) | 2010-10-11 | 2022-01-18 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11158674B2 (en) | 2010-10-11 | 2021-10-26 | Monolithic 3D Inc. | Method to produce a 3D semiconductor device and structure |
US11024673B1 (en) | 2010-10-11 | 2021-06-01 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11315980B1 (en) | 2010-10-11 | 2022-04-26 | Monolithic 3D Inc. | 3D semiconductor device and structure with transistors |
US11469271B2 (en) | 2010-10-11 | 2022-10-11 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US11018191B1 (en) | 2010-10-11 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10896931B1 (en) | 2010-10-11 | 2021-01-19 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11600667B1 (en) | 2010-10-11 | 2023-03-07 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US10978501B1 (en) | 2010-10-13 | 2021-04-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US11327227B2 (en) | 2010-10-13 | 2022-05-10 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US11133344B2 (en) | 2010-10-13 | 2021-09-28 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11694922B2 (en) | 2010-10-13 | 2023-07-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11164898B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11163112B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US11063071B1 (en) | 2010-10-13 | 2021-07-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US10679977B2 (en) | 2010-10-13 | 2020-06-09 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US11043523B1 (en) | 2010-10-13 | 2021-06-22 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11929372B2 (en) | 2010-10-13 | 2024-03-12 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US10833108B2 (en) | 2010-10-13 | 2020-11-10 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US11437368B2 (en) | 2010-10-13 | 2022-09-06 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11855100B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11404466B2 (en) | 2010-10-13 | 2022-08-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11855114B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11869915B2 (en) | 2010-10-13 | 2024-01-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11374042B1 (en) | 2010-10-13 | 2022-06-28 | Monolithic 3D Inc. | 3D micro display semiconductor device and structure |
US11605663B2 (en) | 2010-10-13 | 2023-03-14 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US10943934B2 (en) | 2010-10-13 | 2021-03-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US10998374B1 (en) | 2010-10-13 | 2021-05-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11923230B1 (en) | 2010-11-18 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11854857B1 (en) | 2010-11-18 | 2023-12-26 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11508605B2 (en) | 2010-11-18 | 2022-11-22 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11355381B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11004719B1 (en) | 2010-11-18 | 2021-05-11 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11901210B2 (en) | 2010-11-18 | 2024-02-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11610802B2 (en) | 2010-11-18 | 2023-03-21 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with single crystal transistors and metal gate electrodes |
US11615977B2 (en) | 2010-11-18 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11862503B2 (en) | 2010-11-18 | 2024-01-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11211279B2 (en) | 2010-11-18 | 2021-12-28 | Monolithic 3D Inc. | Method for processing a 3D integrated circuit and structure |
US11018042B1 (en) | 2010-11-18 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11569117B2 (en) | 2010-11-18 | 2023-01-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US10497713B2 (en) | 2010-11-18 | 2019-12-03 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11355380B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | Methods for producing 3D semiconductor memory device and structure utilizing alignment marks |
US11031275B2 (en) | 2010-11-18 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11121021B2 (en) | 2010-11-18 | 2021-09-14 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11443971B2 (en) | 2010-11-18 | 2022-09-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11804396B2 (en) | 2010-11-18 | 2023-10-31 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11164770B1 (en) | 2010-11-18 | 2021-11-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11521888B2 (en) | 2010-11-18 | 2022-12-06 | Monolithic 3D Inc. | 3D semiconductor device and structure with high-k metal gate transistors |
US11482438B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11482439B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors |
US11495484B2 (en) | 2010-11-18 | 2022-11-08 | Monolithic 3D Inc. | 3D semiconductor devices and structures with at least two single-crystal layers |
US11094576B1 (en) | 2010-11-18 | 2021-08-17 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11784082B2 (en) | 2010-11-18 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11107721B2 (en) | 2010-11-18 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with NAND logic |
US11735462B2 (en) | 2010-11-18 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US11482440B2 (en) | 2010-12-16 | 2022-10-25 | Monolithic 3D Inc. | 3D semiconductor device and structure with a built-in test circuit for repairing faulty circuits |
US10217667B2 (en) | 2011-06-28 | 2019-02-26 | Monolithic 3D Inc. | 3D semiconductor device, fabrication method and system |
US10388568B2 (en) | 2011-06-28 | 2019-08-20 | Monolithic 3D Inc. | 3D semiconductor device and system |
US10600888B2 (en) | 2012-04-09 | 2020-03-24 | Monolithic 3D Inc. | 3D semiconductor device |
US11164811B2 (en) | 2012-04-09 | 2021-11-02 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers and oxide-to-oxide bonding |
US11476181B1 (en) | 2012-04-09 | 2022-10-18 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11694944B1 (en) | 2012-04-09 | 2023-07-04 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11088050B2 (en) | 2012-04-09 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers |
US11735501B1 (en) | 2012-04-09 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11410912B2 (en) | 2012-04-09 | 2022-08-09 | Monolithic 3D Inc. | 3D semiconductor device with vias and isolation layers |
US11881443B2 (en) | 2012-04-09 | 2024-01-23 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11594473B2 (en) | 2012-04-09 | 2023-02-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11616004B1 (en) | 2012-04-09 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11784169B2 (en) | 2012-12-22 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11967583B2 (en) | 2012-12-22 | 2024-04-23 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11063024B1 (en) | 2012-12-22 | 2021-07-13 | Monlithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11018116B2 (en) | 2012-12-22 | 2021-05-25 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11916045B2 (en) | 2012-12-22 | 2024-02-27 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11961827B1 (en) | 2012-12-22 | 2024-04-16 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11309292B2 (en) | 2012-12-22 | 2022-04-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11217565B2 (en) | 2012-12-22 | 2022-01-04 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11430668B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11430667B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11087995B1 (en) | 2012-12-29 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10600657B2 (en) | 2012-12-29 | 2020-03-24 | Monolithic 3D Inc | 3D semiconductor device and structure |
US11004694B1 (en) | 2012-12-29 | 2021-05-11 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10903089B1 (en) | 2012-12-29 | 2021-01-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11177140B2 (en) | 2012-12-29 | 2021-11-16 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10115663B2 (en) | 2012-12-29 | 2018-10-30 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10892169B2 (en) | 2012-12-29 | 2021-01-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10651054B2 (en) | 2012-12-29 | 2020-05-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11121246B2 (en) | 2013-03-11 | 2021-09-14 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11935949B1 (en) | 2013-03-11 | 2024-03-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US10355121B2 (en) | 2013-03-11 | 2019-07-16 | Monolithic 3D Inc. | 3D semiconductor device with stacked memory |
US11869965B2 (en) | 2013-03-11 | 2024-01-09 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US10964807B2 (en) | 2013-03-11 | 2021-03-30 | Monolithic 3D Inc. | 3D semiconductor device with memory |
US11004967B1 (en) | 2013-03-11 | 2021-05-11 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11515413B2 (en) | 2013-03-11 | 2022-11-29 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US10325651B2 (en) | 2013-03-11 | 2019-06-18 | Monolithic 3D Inc. | 3D semiconductor device with stacked memory |
US11923374B2 (en) | 2013-03-12 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11398569B2 (en) | 2013-03-12 | 2022-07-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US20150340316A1 (en) * | 2013-03-15 | 2015-11-26 | Monolithic 3D Inc. | Novel semiconductor device and structure |
US10224279B2 (en) * | 2013-03-15 | 2019-03-05 | Monolithic 3D Inc. | Semiconductor device and structure |
US11030371B2 (en) | 2013-04-15 | 2021-06-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11720736B2 (en) | 2013-04-15 | 2023-08-08 | Monolithic 3D Inc. | Automation methods for 3D integrated circuits and devices |
US10127344B2 (en) | 2013-04-15 | 2018-11-13 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11574109B1 (en) | 2013-04-15 | 2023-02-07 | Monolithic 3D Inc | Automation methods for 3D integrated circuits and devices |
US11341309B1 (en) | 2013-04-15 | 2022-05-24 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11487928B2 (en) | 2013-04-15 | 2022-11-01 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11270055B1 (en) | 2013-04-15 | 2022-03-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11031394B1 (en) | 2014-01-28 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11088130B2 (en) | 2014-01-28 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11107808B1 (en) | 2014-01-28 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10840239B2 (en) | 2014-08-26 | 2020-11-17 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10297586B2 (en) | 2015-03-09 | 2019-05-21 | Monolithic 3D Inc. | Methods for processing a 3D semiconductor device |
US11056468B1 (en) | 2015-04-19 | 2021-07-06 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10825779B2 (en) | 2015-04-19 | 2020-11-03 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11011507B1 (en) | 2015-04-19 | 2021-05-18 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10381328B2 (en) | 2015-04-19 | 2019-08-13 | Monolithic 3D Inc. | Semiconductor device and structure |
US11956952B2 (en) | 2015-08-23 | 2024-04-09 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US10515981B2 (en) | 2015-09-21 | 2019-12-24 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with memory |
US10522225B1 (en) | 2015-10-02 | 2019-12-31 | Monolithic 3D Inc. | Semiconductor device with non-volatile memory |
US10847540B2 (en) | 2015-10-24 | 2020-11-24 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11296115B1 (en) | 2015-10-24 | 2022-04-05 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11114464B2 (en) | 2015-10-24 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10418369B2 (en) | 2015-10-24 | 2019-09-17 | Monolithic 3D Inc. | Multi-level semiconductor memory device and structure |
US11114427B2 (en) | 2015-11-07 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor processor and memory device and structure |
US11937422B2 (en) | 2015-11-07 | 2024-03-19 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US11812620B2 (en) | 2016-10-10 | 2023-11-07 | Monolithic 3D Inc. | 3D DRAM memory devices and structures with control circuits |
US11251149B2 (en) | 2016-10-10 | 2022-02-15 | Monolithic 3D Inc. | 3D memory device and structure |
US11869591B2 (en) | 2016-10-10 | 2024-01-09 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11329059B1 (en) | 2016-10-10 | 2022-05-10 | Monolithic 3D Inc. | 3D memory devices and structures with thinned single crystal substrates |
US11711928B2 (en) | 2016-10-10 | 2023-07-25 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11930648B1 (en) | 2016-10-10 | 2024-03-12 | Monolithic 3D Inc. | 3D memory devices and structures with metal layers |
US11456037B2 (en) | 2017-10-31 | 2022-09-27 | Micron Technology, Inc. | Block read count voltage adjustment |
US11031089B2 (en) | 2017-10-31 | 2021-06-08 | Micron Technology, Inc. | Block read count voltage adjustment |
US10366763B2 (en) * | 2017-10-31 | 2019-07-30 | Micron Technology, Inc. | Block read count voltage adjustment |
US10755792B2 (en) | 2017-10-31 | 2020-08-25 | Micron Technology, Inc. | Block read count voltage adjustment |
CN109994485A (en) * | 2017-11-28 | 2019-07-09 | 意法半导体有限公司 | Including Z2The memory array of FET type memory cell |
US11763864B2 (en) | 2019-04-08 | 2023-09-19 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures with bit-line pillars |
US11158652B1 (en) | 2019-04-08 | 2021-10-26 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11296106B2 (en) | 2019-04-08 | 2022-04-05 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US10892016B1 (en) | 2019-04-08 | 2021-01-12 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11018156B2 (en) | 2019-04-08 | 2021-05-25 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
Also Published As
Publication number | Publication date |
---|---|
US20080169497A1 (en) | 2008-07-17 |
US7750417B2 (en) | 2010-07-06 |
JP2006073939A (en) | 2006-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7750417B2 (en) | Non-volatile semiconductor memory and method for fabricating a non-volatile semiconductor memory | |
US7432561B2 (en) | Non-volatile semiconductor memory and method for manufacturing a non-volatile semiconductor memory | |
JP4005962B2 (en) | Nonvolatile semiconductor memory device | |
US6115287A (en) | Nonvolatile semiconductor memory device using SOI | |
JP3447939B2 (en) | Nonvolatile semiconductor memory and data reading method | |
US20190103412A1 (en) | High-voltage transistor having shielding gate | |
KR100436673B1 (en) | Semiconductor device and manufacturing method thereof | |
US8681556B2 (en) | Non-volatile semiconductor memory device | |
US6570788B1 (en) | Semiconductor device and method of driving and method of producing the same | |
US20070208903A1 (en) | Semiconductor device composed of high voltage transistors | |
US8013381B2 (en) | Semiconductor device | |
US8369144B2 (en) | Semiconductor device and method of manufacturing the same | |
US7830715B2 (en) | Semiconductor device | |
US20090140312A1 (en) | Semiconductor storage device and manufacturing method thereof | |
KR100762262B1 (en) | Nonvolatile memory device and method of forming the same | |
KR100908755B1 (en) | Semiconductor memory device with MIS transistor having charge storage layer | |
JP3947041B2 (en) | Semiconductor device and manufacturing method thereof | |
US5349553A (en) | Nonvolatile semiconductor memory device | |
JPH11145312A (en) | Nonvolatile semiconductor memory device | |
JP2008198866A (en) | Nonvolatile semiconductor memory | |
JPH05259413A (en) | Nonvolatile semiconductor memory and fabrication thereof | |
JP2000150833A (en) | Semiconductor integrated circuit device and manufacture of it | |
TW202410047A (en) | And type flash memory, programming method and erasing method | |
KR20100013936A (en) | Flash memory device, operating method and manufacturing method thereof | |
KR20080111963A (en) | Nonvolatile memory device and method of forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IINO, NAOHISA;MATSUNAGA, YASUHIKO;ARAI, FUMITAKA;REEL/FRAME:016762/0324 Effective date: 20050630 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |