US20050202641A1 - Radiation-hardened transistor fabricated by modified CMOS process - Google Patents
Radiation-hardened transistor fabricated by modified CMOS process Download PDFInfo
- Publication number
- US20050202641A1 US20050202641A1 US11/131,584 US13158405A US2005202641A1 US 20050202641 A1 US20050202641 A1 US 20050202641A1 US 13158405 A US13158405 A US 13158405A US 2005202641 A1 US2005202641 A1 US 2005202641A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- drain
- source
- dopant
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title description 10
- 239000012212 insulator Substances 0.000 claims abstract description 13
- 230000005669 field effect Effects 0.000 claims abstract description 6
- 239000002019 doping agent Substances 0.000 claims description 17
- 239000004065 semiconductor Substances 0.000 claims description 3
- 239000000758 substrate Substances 0.000 claims description 3
- 239000007943 implant Substances 0.000 abstract description 45
- 230000005855 radiation Effects 0.000 abstract description 16
- 230000000694 effects Effects 0.000 description 5
- 230000005865 ionizing radiation Effects 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 238000009826 distribution Methods 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000005510 radiation hardening Methods 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- JJWKPURADFRFRB-UHFFFAOYSA-N carbonyl sulfide Chemical compound O=C=S JJWKPURADFRFRB-UHFFFAOYSA-N 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000002939 deleterious effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 239000012857 radioactive material Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1041—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a non-uniform doping structure in the channel region surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the field of the invention is radiation-hardened integrated circuits made by a CMOS process.
- capacitors in DRAMs may be discharged, cells in SRAMs may change state and other deleterious effects may occur as a result of stray charge and ionizing radiation from radioactive materials or from cosmic rays.
- charge released by an ionizing particle may be trapped in an oxide or nitride layer and increase leakage across a junction, or along a path that nominally blocks charge flow.
- charge trapped in the gate oxide of an NMOS transistor may decrease the threshold of the transistor and thus increase the leakage between source and drain in the off state, as well as changing the time during a voltage ramp when it turns on.
- Charge trapped in the field oxide surrounding the device may form a leakage path along the vertical edge of the transistor body between the source and drain (S/D).
- the invention relates to a method of constructing a transistor, such as an NMOS field effect transistor, by adding a step of implanting an area Linder the gate extending in a first direction between the source and drain, and in a second direction overlapping both the outer edge of the transistor body and an adjacent isolating insulator.
- the implant may thus be considered to form guard band structures for the transistor that beneficially substantially eliminates the undesirable effects of ionizing radiation.
- the resulting transistor device is thus radiation hardened, but in a manner that is compatible with conventional IC fabrication line procedures and equipment and thus in a manner that significantly reduces both cost and complexity.
- a feature of the invention is that the area implanted is limited and does not cover the entire length of the transistor source and drain.
- Another feature of the invention is that the implant is made only at the edges of the transistor body.
- a method of this invention of forming a field effect transistor comprises: (a) preparing a semiconductor substrate; (b) defining an active area containing a source area that will contain a source and a drain area that will contain a drain the source area and the drain areas being separated by a body area; (c) forming isolating trench dielectric surrounding the active area, the isolating trench dielectric abutting the body area and the source area and the drain area; (d) implanting a radiation implant at two guard bands on opposite sides of the active area, extending outward from an edge of the active area into the isolating trench dielectric by an implant field distance and extending inward from the edge of the active area into the body by an implant body distance and separated by an unimplanted area; and (e) forming a gate insulator, a gate and a source and drain of the transistor.
- a field effect transistor that includes an active area formed in a semiconductor substrate; a source and drain separated by a transistor body formed in the active area; isolating trench dielectric disposed around the active area and a gate disposed over a gate insulator and extending along a gate axis, the gate being disposed between the source and drain.
- the transistor further includes a first guard band and a second guard band that are each implanted with a radiation dose of ions on opposite sides of the active area.
- the guard bands have axes perpendicular to the gate axis, extending outward from an edge of the active area by an implant field distance and extending inward from the edge of the active area by an implant body distance, and separated by an unimplanted area of the transistor body.
- FIG. 1 shows a top view of a transistor formed according to the invention.
- FIG. 2 is a cross section through the center of the transistor of FIG. 1 , in a direction parallel to the gate.
- FIG. 3 is a cross section through the implanted area of the transistor, in a direction parallel to the gate.
- FIG. 4 is a cross section through the implanted area outside the transistor body, in a direction parallel to the gate.
- FIG. 5 is a cross section through the transistor in a direction perpendicular to the gate.
- FIG. 6 is an I-V curve showing transistor operation for various radiation exposure levels.
- FIG. 1 shows a top view of field effect transistor (FET) 1 , such as an NFET, implanted with a radiation-hardening implant forming guard bands 115 according to the invention.
- FET field effect transistor
- the FET 1 has a source 30 A and a drain 30 B bisected by a gate 50 that extends past the transistor body in the vertical direction in the drawing.
- the FET 1 is located in a P-well that can be formed by a conventional method.
- guard bands 115 Two areas of the FET structure, referred to as the guard bands 115 , are implanted with a dose of ions to suppress leakage caused by radiation (referred to as a leakage-suppressing dopant and having the same polarity as the FET body).
- the areas extend along the edges of the transistor body covering the area where the gate 50 crosses the edge of the body and extends into the SID.
- the FET 1 is surrounded by a trench field insulator 20 , illustratively CVD oxide deposited in a shallow trench. if space and the thermal budget permit, the insulation could be a thermal oxide also. Having the field insulator surround the entire FET 1 is not required, and layouts in which one of the source 30 A and drain 30 B extend to make contact with another circuit element (e.g. DRAM arrays in which two FETs share an electrode that is also the bitline) are included within the invention.
- the phrase “at least two sides” referring to the active area indicates to one skilled in the art that the field insulator is located adjacent to the body and overlapping the source and drain, so that it blocks current between the source and drain.
- Arrows 2 - 2 , 3 - 3 , 4 - 4 and 5 - 5 indicate the location of cross sections discussed below in relation to FIGS. 2, 3 , 4 and 5 , respectively.
- FIG. 2 shows the first cross section, taken through the center of the FET 1 along line 2 - 2 in FIG. 1 .
- the doping does not extend through the entire width of the FET 1 , so that the cross section shows a conventional transistor structure of an epitaxial silicon layer 10 , bounded by oxide 20 on both sides.
- Source/drains 30 A, 30 B are formed in a conventional manner with LDD (Low-Doped Drain) source/drain extensions.
- Gate 50 deposited above gate oxide 35 , has sidewalls 55 that serve to form the LDD areas. Gate 50 extends perpendicular to the plane of the paper.
- a conventional threshold implant is denoted by stippling 12 in the body 45 below gate oxide 35 . It is an advantageous feature of the invention that the implant is not required to extend all the way across the FET 1 , so that the design threshold of the FET 1 is not affected.
- FIG. 3 there is shown a second cross section taken through the implanted area of the FET 1 body along line 3 - 3 .
- the same source and drain, gate and gate oxide as shown in FIG. 2 are also present here.
- the radiation implant is denoted with stippling 115 , extending between the source and drain and past the P-N junction between the N+ source/drain and the P ⁇ body by a margin to allow for alignment errors.
- the extent of the overlap between this implant and the source-drain boundary is not critical, as the implant in this area does not significantly affect the leakage current flow.
- the implant extends up to the bottom of the gate oxide, overlapping in vertical extent the threshold adjust implant.
- the magnitude of the radiation implant will be much greater than that of the threshold adjust implant, so that the threshold of the FET 1 in this area is raised to a value greater than the operating voltage of the FET 1 . With this relative magnitude, the part of the FET 1 body receiving the implant will not function in the FET 1 . It is possible to reduce the magnitude of the radiation implant so that the area of the body does invert at a gate voltage less than the design gate voltage. This would produce a “kink” in the I-V curve that is undesirable, but may be tolerable in a closely packed digital circuit where space is a very important consideration and linear FET 1 operation is less important.
- the main path for radiation-induced leakage current is alohas the vertical sides of the FET 1 body between the source 30 A and drain 30 B. Accordingly it is preferable that the implant extend past the full depth of the source and drain plus a tolerance margin, indicated by arrow 117 by a tolerance distance indicated by numeral 117 ′.
- the mechanism of inducing leakage is that (positive) charge liberated by radiation migrates through the field oxide until it is caught in traps within the oxide. Trapped charge that is close enough to the FET 1 body to invert the silicon and form a parasitic transistor will cause leakage.
- the magnitude and lateral extent of the implant dose are set to prevent inversion and reduce subthreshold leakage for the expected amount of trapped charge. Since an NFET has a P-type body, it receives a P-type implant dose (e.g., Boron) to produce the desired result. Charge trapped in the gate oxide has the same effect, but to a lesser extent because of the higher quality of the thermal gate oxide.
- a P-type implant dose e.g., Boron
- FIG. 4 shows a corresponding cross section taken outside the FET 1 body along line 4 - 4 in FIG. 1 .
- Gate 50 and gate oxide 35 are still present, but the source and drain do not appear, as they are behind the plane of the drawing paper.
- the implant is present in this location, both because a tolerance is desired to allow for alignment errors, and since trapped charge can cause leakage even when the trapped charge is not immediately adjacent to the silicon of the body, but is separated by a finite distance. It is preferred that the implant is done after a trench is etched is etched to hold insulator 20 and before insulator 20 is deposited. In that case, there will not be dopant in the insulator.
- the figures show for completeness an alternative embodiment in which the implant is performed after the trench has been filled with insulator 20 .
- FIG. 5 shows the view looking from the source to the drain from line 5 - 5 along a direction perpendicular to the axis of gate 50 .
- implants 115 extend past the body-oxide boundary 32 in both directions.
- the width of the FET 1 is greater than 1 micron and the nominal extent (denoted by numeral 112 ) of implant 115 into the FET 1 body (referred to as the implant body distance) is such that leakage from the maximum expected dose is suppressed and the nominal extent outside the FET 1 body (referred to as the implant field distance and denoted with numeral 111 ) is such as to allow for alignment errors so that the outer surface of the FET 1 body is doped.
- the distances were 0.3 micron and 0.3 micron, respectively. These specific distances are not necessarily optimized, and in practice the distances can be set at smaller values in order to conserve space.
- the effective width of the FET 1 is that between the two implanted areas, denoted with bracket 119 in FIG. 5 . Accordingly, the smaller the width of the implant, the smaller the total area of the FET 1 , for a given current capacity.
- the amount of the implanted area will depend on the expected ionizing, radiation dose, since a greater amount of trapped charge will induce leakage over a greater range.
- FIG. 6 shows an I-V graph for an embodiment of the invention in which an NMOS transistor was irradiated with several doses up to and including 1 Mrad. As can be seen, the curves fall on one another, showing clearly that there was essentially no damage to the transistor by the implant, or by the ionizing radiation to which the transistor was exposed. The radiation-hardening of the transistor is thus apparent.
- the implant species was Boron
- the energy was 30 KeV
- the total dose was 4 ⁇ 10 14 to 2.2 ⁇ 10 15 /cm 2 producing an implant depth of approximately 150 nm to 200 nm that extended below the source/drain depth of approximately 100 nm to 150 nm.
- the implant distribution was chosen such that the threshold was raised to a desired magnitude sufficient to suppress radiation induced leakage, so the vertical overlap with the distribution of the threshold implant was not relevant, since the radiation implant dose determined the threshold in that area.
- the horizontal dimensions of the implanted region were sufficient on either side of the gate 50 to overlap the P-N junction between the source 30 A and drain 30 B and the transistor body, sufficient outside of the transistor body and along the gate axis to allow for alignment tolerance, and were sufficient inside the transistor body to suppress leakage from the maximum expected radiation dose.
- the implant may be performed at any convenient time in the fabrication process, preferably before growth of the gate oxide 35 .
- the implant is performed after formation of the field oxide 20 , which reduces diffusion from thermal effects.
- the use of this invention requires an additional mask for the ion implant, but the extent of the implanted area is set with a tolerance such that the mask alignment is noncritical.
- a dopant may be introduced into the body and the field insulator by another method such as gas phase diffusion through an aperture in a diffusion mask (e.g. nitride) or by depositing a heavily doped substance (e.g. boron-doped poly-silicon) and heating it to drive the dopant into the adjacent material.
- a diffusion mask e.g. nitride
- a heavily doped substance e.g. boron-doped poly-silicon
- the implanted area is compact, being only on the outer edges of the transistor body.
- the vertical range of the implant is from just below the gate oxide to below the bottom of the source and drain.
- the preferred implant ion species are the same as those used for threshold adjust implants for an NFET, e.g. Boron.
- dopant loses and guard band widths required to tolerate various levels of radiation.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Semiconductor Memories (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
An NMOS field effect transistor (1) is made radiation hard by a pair of guard band implants (115) of limited horizontal extent, extending between the source (30A) and drain (30B) along the edge of the transistor body. and extending only to a limited extent into the field insulator and into the interior of the transistor, leaving an unimplanted area in the center of the body that retains the transistor design threshold voltage.
Description
- The field of the invention is radiation-hardened integrated circuits made by a CMOS process.
- As transistor and other integrated circuit (IC) dimensions shrink, the circuits become more susceptible to the effects of ionizing radiation. For example, capacitors in DRAMs may be discharged, cells in SRAMs may change state and other deleterious effects may occur as a result of stray charge and ionizing radiation from radioactive materials or from cosmic rays.
- In addition, charge released by an ionizing particle may be trapped in an oxide or nitride layer and increase leakage across a junction, or along a path that nominally blocks charge flow. For example, charge trapped in the gate oxide of an NMOS transistor may decrease the threshold of the transistor and thus increase the leakage between source and drain in the off state, as well as changing the time during a voltage ramp when it turns on. Charge trapped in the field oxide surrounding the device may form a leakage path along the vertical edge of the transistor body between the source and drain (S/D). The overall effects of radiation-induced damage can result in spurious circuit operation or even in non-functional devices on an integrated circuit.
- Special hardening techniques, such as field hardening, have been developed in an attempt to address these problems. However, these processes are non-standard and are not readily integrated into a conventional IC fabrication line, and thus their use incurs substantial additional cost and complexity, especially for relatively low volume production runs (e.g., some hundreds or a few thousand ICs).
- The invention relates to a method of constructing a transistor, such as an NMOS field effect transistor, by adding a step of implanting an area Linder the gate extending in a first direction between the source and drain, and in a second direction overlapping both the outer edge of the transistor body and an adjacent isolating insulator. The implant may thus be considered to form guard band structures for the transistor that beneficially substantially eliminates the undesirable effects of ionizing radiation. The resulting transistor device is thus radiation hardened, but in a manner that is compatible with conventional IC fabrication line procedures and equipment and thus in a manner that significantly reduces both cost and complexity.
- A feature of the invention is that the area implanted is limited and does not cover the entire length of the transistor source and drain.
- Another feature of the invention is that the implant is made only at the edges of the transistor body.
- A method of this invention of forming a field effect transistor comprises: (a) preparing a semiconductor substrate; (b) defining an active area containing a source area that will contain a source and a drain area that will contain a drain the source area and the drain areas being separated by a body area; (c) forming isolating trench dielectric surrounding the active area, the isolating trench dielectric abutting the body area and the source area and the drain area; (d) implanting a radiation implant at two guard bands on opposite sides of the active area, extending outward from an edge of the active area into the isolating trench dielectric by an implant field distance and extending inward from the edge of the active area into the body by an implant body distance and separated by an unimplanted area; and (e) forming a gate insulator, a gate and a source and drain of the transistor.
- Further in accordance with this invention there is provided a field effect transistor that includes an active area formed in a semiconductor substrate; a source and drain separated by a transistor body formed in the active area; isolating trench dielectric disposed around the active area and a gate disposed over a gate insulator and extending along a gate axis, the gate being disposed between the source and drain. In accordance with an aspect of this invention the transistor further includes a first guard band and a second guard band that are each implanted with a radiation dose of ions on opposite sides of the active area. The guard bands have axes perpendicular to the gate axis, extending outward from an edge of the active area by an implant field distance and extending inward from the edge of the active area by an implant body distance, and separated by an unimplanted area of the transistor body.
-
FIG. 1 shows a top view of a transistor formed according to the invention. -
FIG. 2 is a cross section through the center of the transistor ofFIG. 1 , in a direction parallel to the gate. -
FIG. 3 is a cross section through the implanted area of the transistor, in a direction parallel to the gate. -
FIG. 4 is a cross section through the implanted area outside the transistor body, in a direction parallel to the gate. -
FIG. 5 is a cross section through the transistor in a direction perpendicular to the gate. -
FIG. 6 is an I-V curve showing transistor operation for various radiation exposure levels. -
FIG. 1 shows a top view of field effect transistor (FET) 1, such as an NFET, implanted with a radiation-hardening implant formingguard bands 115 according to the invention. - The FET 1 has a
source 30A and adrain 30B bisected by agate 50 that extends past the transistor body in the vertical direction in the drawing. TheFET 1 is located in a P-well that can be formed by a conventional method. - Two areas of the FET structure, referred to as the
guard bands 115, are implanted with a dose of ions to suppress leakage caused by radiation (referred to as a leakage-suppressing dopant and having the same polarity as the FET body). The areas extend along the edges of the transistor body covering the area where thegate 50 crosses the edge of the body and extends into the SID. - The FET 1 is surrounded by a
trench field insulator 20, illustratively CVD oxide deposited in a shallow trench. if space and the thermal budget permit, the insulation could be a thermal oxide also. Having the field insulator surround theentire FET 1 is not required, and layouts in which one of thesource 30A anddrain 30B extend to make contact with another circuit element (e.g. DRAM arrays in which two FETs share an electrode that is also the bitline) are included within the invention. The phrase “at least two sides” referring to the active area indicates to one skilled in the art that the field insulator is located adjacent to the body and overlapping the source and drain, so that it blocks current between the source and drain. - Arrows 2-2, 3-3, 4-4 and 5-5 indicate the location of cross sections discussed below in relation to
FIGS. 2, 3 , 4 and 5, respectively. -
FIG. 2 shows the first cross section, taken through the center of the FET 1 along line 2-2 inFIG. 1 . As is indicated inFIG. 1 , the doping does not extend through the entire width of theFET 1, so that the cross section shows a conventional transistor structure of anepitaxial silicon layer 10, bounded byoxide 20 on both sides. Source/drains Gate 50, deposited abovegate oxide 35, hassidewalls 55 that serve to form the LDD areas.Gate 50 extends perpendicular to the plane of the paper. A conventional threshold implant is denoted by stippling 12 in the body 45 belowgate oxide 35. It is an advantageous feature of the invention that the implant is not required to extend all the way across theFET 1, so that the design threshold of theFET 1 is not affected. - Referring now to
FIG. 3 , there is shown a second cross section taken through the implanted area of theFET 1 body along line 3-3. The same source and drain, gate and gate oxide as shown inFIG. 2 are also present here. The radiation implant is denoted with stippling 115, extending between the source and drain and past the P-N junction between the N+ source/drain and the P− body by a margin to allow for alignment errors. The extent of the overlap between this implant and the source-drain boundary is not critical, as the implant in this area does not significantly affect the leakage current flow. - The implant extends up to the bottom of the gate oxide, overlapping in vertical extent the threshold adjust implant. The magnitude of the radiation implant will be much greater than that of the threshold adjust implant, so that the threshold of the
FET 1 in this area is raised to a value greater than the operating voltage of theFET 1. With this relative magnitude, the part of theFET 1 body receiving the implant will not function in theFET 1. It is possible to reduce the magnitude of the radiation implant so that the area of the body does invert at a gate voltage less than the design gate voltage. This would produce a “kink” in the I-V curve that is undesirable, but may be tolerable in a closely packed digital circuit where space is a very important consideration andlinear FET 1 operation is less important. - The main path for radiation-induced leakage current is alohas the vertical sides of the
FET 1 body between thesource 30A anddrain 30B. Accordingly it is preferable that the implant extend past the full depth of the source and drain plus a tolerance margin, indicated byarrow 117 by a tolerance distance indicated bynumeral 117′. The mechanism of inducing leakage is that (positive) charge liberated by radiation migrates through the field oxide until it is caught in traps within the oxide. Trapped charge that is close enough to theFET 1 body to invert the silicon and form a parasitic transistor will cause leakage. - The magnitude and lateral extent of the implant dose are set to prevent inversion and reduce subthreshold leakage for the expected amount of trapped charge. Since an NFET has a P-type body, it receives a P-type implant dose (e.g., Boron) to produce the desired result. Charge trapped in the gate oxide has the same effect, but to a lesser extent because of the higher quality of the thermal gate oxide.
-
FIG. 4 shows a corresponding cross section taken outside theFET 1 body along line 4-4 inFIG. 1 .Gate 50 andgate oxide 35 are still present, but the source and drain do not appear, as they are behind the plane of the drawing paper. The implant is present in this location, both because a tolerance is desired to allow for alignment errors, and since trapped charge can cause leakage even when the trapped charge is not immediately adjacent to the silicon of the body, but is separated by a finite distance. It is preferred that the implant is done after a trench is etched is etched to holdinsulator 20 and beforeinsulator 20 is deposited. In that case, there will not be dopant in the insulator. The figures show for completeness an alternative embodiment in which the implant is performed after the trench has been filled withinsulator 20. -
FIG. 5 shows the view looking from the source to the drain from line 5-5 along a direction perpendicular to the axis ofgate 50. In this view, it can readily be seen thatimplants 115 extend past the body-oxide boundary 32 in both directions. In the example shown, the width of theFET 1 is greater than 1 micron and the nominal extent (denoted by numeral 112) ofimplant 115 into theFET 1 body (referred to as the implant body distance) is such that leakage from the maximum expected dose is suppressed and the nominal extent outside theFET 1 body (referred to as the implant field distance and denoted with numeral 111) is such as to allow for alignment errors so that the outer surface of theFET 1 body is doped. In an illustrative example, the distances were 0.3 micron and 0.3 micron, respectively. These specific distances are not necessarily optimized, and in practice the distances can be set at smaller values in order to conserve space. Since the implanted area of theFET 1 body does not contribute to theFET 1 operation, the effective width of theFET 1 is that between the two implanted areas, denoted withbracket 119 inFIG. 5 . Accordingly, the smaller the width of the implant, the smaller the total area of theFET 1, for a given current capacity. The amount of the implanted area will depend on the expected ionizing, radiation dose, since a greater amount of trapped charge will induce leakage over a greater range. -
FIG. 6 shows an I-V graph for an embodiment of the invention in which an NMOS transistor was irradiated with several doses up to and including 1 Mrad. As can be seen, the curves fall on one another, showing clearly that there was essentially no damage to the transistor by the implant, or by the ionizing radiation to which the transistor was exposed. The radiation-hardening of the transistor is thus apparent. In the example used for preparing the graph ofFIG. 6 the implant species was Boron, the energy was 30 KeV and the total dose was 4×1014 to 2.2×1015/cm2 producing an implant depth of approximately 150 nm to 200 nm that extended below the source/drain depth of approximately 100 nm to 150 nm. The implant distribution was chosen such that the threshold was raised to a desired magnitude sufficient to suppress radiation induced leakage, so the vertical overlap with the distribution of the threshold implant was not relevant, since the radiation implant dose determined the threshold in that area. The horizontal dimensions of the implanted region were sufficient on either side of thegate 50 to overlap the P-N junction between thesource 30A and drain 30B and the transistor body, sufficient outside of the transistor body and along the gate axis to allow for alignment tolerance, and were sufficient inside the transistor body to suppress leakage from the maximum expected radiation dose. - The implant may be performed at any convenient time in the fabrication process, preferably before growth of the
gate oxide 35. In the figures the implant is performed after formation of thefield oxide 20, which reduces diffusion from thermal effects. In practice, the use of this invention requires an additional mask for the ion implant, but the extent of the implanted area is set with a tolerance such that the mask alignment is noncritical. Although an implant is preferred, a dopant may be introduced into the body and the field insulator by another method such as gas phase diffusion through an aperture in a diffusion mask (e.g. nitride) or by depositing a heavily doped substance (e.g. boron-doped poly-silicon) and heating it to drive the dopant into the adjacent material. In such a case, the term implant body distance and the like would be replaced by dopant body distance, etc. - It is an advantageous feature of the invention that the implanted area is compact, being only on the outer edges of the transistor body. The vertical range of the implant is from just below the gate oxide to below the bottom of the source and drain. The preferred implant ion species are the same as those used for threshold adjust implants for an NFET, e.g. Boron.
- Those skilled in the art will readily be able to ascertain dopant (loses and guard band widths required to tolerate various levels of radiation.
- While disclosed herein in the context of presently preferred embodiments of this invention, those having skill in the art should appreciate that changes in detail and form made be made to these embodiments, and that equivalent methods and apparatus may be employed, and that all such changes, modifications and equivalents will still fall within the scope of this invention.
Claims (11)
1-25. (canceled)
26. A field effect transistor comprising:
an active area formed in a semiconductor substrate:
a source and drain separated by a transistor body formed in said active area:
isolating dielectric disposed on at least two sides of said active area:
a gate disposed over a gate insulator and extending along a gate axis. said gate being disposed between said source and drain: and
two guard bands doped with a leakage-suppressing dopant on opposite sides of said active area and having axes perpendicular to said gate axis, extending inward from said edge of said active area by a dopant body distance and separated by an area of said transistor body undoped with said leakage-suppressing dopant; in which said two guard bands extend outward from an edge of said active area into said isolating dielectric by a dopant field distance and in which said leakage-suppressing dopant is formed using a dose in a range of about 4×1014/cm2 to about 2.2×1015/cm2.
27-33. (canceled)
34. A transistor according to claim 26 , in which said two guard bands extend horizontally along said axis perpendicular to said gate axis from a starting point within a source of said transistor to an end point within a drain of said transistor.
35. A transistor according to claim 26 , in which said dopant extends vertically below a bottom surface of said source and drain by a vertical tolerance distance.
36. A transistor according to claim 34 , in which said dopant extends vertically below a bottom surface of said source and drain by a vertical tolerance distance.
37. A transistor according to claim 26 , in which said dopant has a dose such that an inversion threshold gate voltage in said guard bands is greater in magnitude than a design gate voltage of said transistor, whereby said transistor body inverts in operation only between said guard bands.
38. A transistor according to claim 37 , in which said two guard bands extend horizontally along said axis perpendicular to said gate axis from a starting point within a source of said transistor to an end point within a drain of said transistor.
39. A transistor according to claim 37 , in which said dopant extends vertically below a bottom surface of said source and drain by a vertical tolerance distance.
40. A transistor according to claim 38 , in which said dopant extends vertically below a bottom surface of said source and drain by a vertical tolerance distance.
41. A transistor according to claim 26 , in which said leakage-suppressing dopant is formed using an energy of about 30 kilo-electron volts (KeV).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/131,584 US20050202641A1 (en) | 2003-04-16 | 2005-05-17 | Radiation-hardened transistor fabricated by modified CMOS process |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/417,021 US6847065B1 (en) | 2003-04-16 | 2003-04-16 | Radiation-hardened transistor fabricated by modified CMOS process |
US11/020,866 US20050104099A1 (en) | 2003-04-16 | 2004-12-22 | Radiation-hardened transistor fabricated by modified CMOS process |
US11/131,584 US20050202641A1 (en) | 2003-04-16 | 2005-05-17 | Radiation-hardened transistor fabricated by modified CMOS process |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/020,866 Continuation US20050104099A1 (en) | 2003-04-16 | 2004-12-22 | Radiation-hardened transistor fabricated by modified CMOS process |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050202641A1 true US20050202641A1 (en) | 2005-09-15 |
Family
ID=33309504
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/417,021 Expired - Lifetime US6847065B1 (en) | 2003-04-16 | 2003-04-16 | Radiation-hardened transistor fabricated by modified CMOS process |
US11/020,866 Abandoned US20050104099A1 (en) | 2003-04-16 | 2004-12-22 | Radiation-hardened transistor fabricated by modified CMOS process |
US11/131,584 Abandoned US20050202641A1 (en) | 2003-04-16 | 2005-05-17 | Radiation-hardened transistor fabricated by modified CMOS process |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/417,021 Expired - Lifetime US6847065B1 (en) | 2003-04-16 | 2003-04-16 | Radiation-hardened transistor fabricated by modified CMOS process |
US11/020,866 Abandoned US20050104099A1 (en) | 2003-04-16 | 2004-12-22 | Radiation-hardened transistor fabricated by modified CMOS process |
Country Status (5)
Country | Link |
---|---|
US (3) | US6847065B1 (en) |
EP (1) | EP1614162A2 (en) |
JP (1) | JP2006523962A (en) |
TW (1) | TWI258839B (en) |
WO (1) | WO2004095583A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090059675A1 (en) * | 2007-08-28 | 2009-03-05 | Smith Joseph T | Radiation hardened multi-bit sonos non-volatile memory |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7304354B2 (en) | 2004-02-17 | 2007-12-04 | Silicon Space Technology Corp. | Buried guard ring and radiation hardened isolation structures and fabrication methods |
JP2006303189A (en) * | 2005-04-20 | 2006-11-02 | Nec Electronics Corp | Manufacturing method for semiconductor device |
EP1949425A4 (en) * | 2005-10-14 | 2010-08-18 | Silicon Space Technology Corp | Radiation hardened isolation structures and fabrication methods |
US7307320B2 (en) * | 2005-11-07 | 2007-12-11 | Samsung Electronics Co., Ltd. | Differential mechanical stress-producing regions for integrated circuit field effect transistors |
US7605413B2 (en) * | 2006-06-16 | 2009-10-20 | Taiwan Seminconductor Manufacturing Co., Ltd. | High voltage devices |
WO2008019329A2 (en) * | 2006-08-04 | 2008-02-14 | Silicon Space Technology Corporation | Improved radiation immunity of integrated circuits using backside die contact and electrically conductive layers |
US9099556B2 (en) * | 2011-08-19 | 2015-08-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Transistor having an active region with wing structure |
US9281232B2 (en) | 2013-10-21 | 2016-03-08 | Texas Instruments Incorporated | Device having improved radiation hardness and high breakdown voltages |
US9406771B1 (en) * | 2015-09-15 | 2016-08-02 | United Microelectronics Corp. | Semiconductor structure and manufacturing method thereof |
US10038058B2 (en) | 2016-05-07 | 2018-07-31 | Silicon Space Technology Corporation | FinFET device structure and method for forming same |
EP3639369A4 (en) * | 2017-06-15 | 2021-01-20 | Nanyang Technological University | Circuit and method of forming the same |
US11094733B2 (en) | 2018-10-18 | 2021-08-17 | Canon Kabushiki Kaisha | Semiconductor device, semiconductor memory, photoelectric conversion device, moving unit, manufacturing method of photoelectric conversion device, and manufacturing method of semiconductor memory |
US11784250B1 (en) | 2023-02-02 | 2023-10-10 | Apogee Semiconductor, Inc. | Devices and methods for compact radiation-hardened integrated circuits |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5357137A (en) * | 1991-08-28 | 1994-10-18 | Nec Corporation | Semiconductor device |
US5619053A (en) * | 1995-05-31 | 1997-04-08 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having an SOI structure |
US6184556B1 (en) * | 1997-07-04 | 2001-02-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US6232642B1 (en) * | 1997-06-26 | 2001-05-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having impurity region locally at an end of channel formation region |
US6621116B2 (en) * | 2001-12-20 | 2003-09-16 | Michael David Church | Enhanced EPROM structures with accentuated hot electron generation regions |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61148862A (en) * | 1984-12-22 | 1986-07-07 | Agency Of Ind Science & Technol | Semiconductor device |
JP2003174162A (en) * | 2001-12-06 | 2003-06-20 | Mitsubishi Electric Corp | Semiconductor device |
-
2003
- 2003-04-16 US US10/417,021 patent/US6847065B1/en not_active Expired - Lifetime
-
2004
- 2004-04-16 WO PCT/US2004/011818 patent/WO2004095583A2/en active Application Filing
- 2004-04-16 EP EP04759937A patent/EP1614162A2/en not_active Ceased
- 2004-04-16 JP JP2006513073A patent/JP2006523962A/en active Pending
- 2004-09-30 TW TW093129735A patent/TWI258839B/en not_active IP Right Cessation
- 2004-12-22 US US11/020,866 patent/US20050104099A1/en not_active Abandoned
-
2005
- 2005-05-17 US US11/131,584 patent/US20050202641A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5357137A (en) * | 1991-08-28 | 1994-10-18 | Nec Corporation | Semiconductor device |
US5619053A (en) * | 1995-05-31 | 1997-04-08 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having an SOI structure |
US6232642B1 (en) * | 1997-06-26 | 2001-05-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having impurity region locally at an end of channel formation region |
US6184556B1 (en) * | 1997-07-04 | 2001-02-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US6583474B2 (en) * | 1997-07-04 | 2003-06-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US6621116B2 (en) * | 2001-12-20 | 2003-09-16 | Michael David Church | Enhanced EPROM structures with accentuated hot electron generation regions |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090059675A1 (en) * | 2007-08-28 | 2009-03-05 | Smith Joseph T | Radiation hardened multi-bit sonos non-volatile memory |
Also Published As
Publication number | Publication date |
---|---|
EP1614162A2 (en) | 2006-01-11 |
JP2006523962A (en) | 2006-10-19 |
WO2004095583A2 (en) | 2004-11-04 |
US20050104099A1 (en) | 2005-05-19 |
US6847065B1 (en) | 2005-01-25 |
WO2004095583A3 (en) | 2004-12-16 |
TW200611372A (en) | 2006-04-01 |
TWI258839B (en) | 2006-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20050202641A1 (en) | Radiation-hardened transistor fabricated by modified CMOS process | |
US5439835A (en) | Process for DRAM incorporating a high-energy, oblique P-type implant for both field isolation and punchthrough | |
US6417547B2 (en) | Semiconductor device with a halo structure | |
US20060211207A1 (en) | Semiconductor processing methods of forming integrated circuitry | |
TWI252555B (en) | Deep trench isolation of embedded dram for improved latch-up immunity | |
US5104818A (en) | Preimplanted N-channel SOI mesa | |
US9761594B2 (en) | Hardmask for a halo/extension implant of a static random access memory (SRAM) layout | |
JP2003332572A (en) | Transistor and method for forming the same | |
US9093517B2 (en) | TID hardened and single event transient single event latchup resistant MOS transistors and fabrication process | |
US7015554B2 (en) | Semiconductor device and method for fabricating the same | |
US8835997B2 (en) | Low extension dose implants in SRAM fabrication | |
CN108470680B (en) | Method for manufacturing semiconductor structure | |
US6531366B1 (en) | Method and structure for high-voltage device with self-aligned graded junctions | |
US5049966A (en) | Lateral transistor beta reduction by incorporation of electrically active material | |
US20130285147A1 (en) | Compact tid hardening nmos device and fabrication process | |
US5498894A (en) | Semiconductor device | |
US9773808B2 (en) | Compact self-aligned implantation transistor edge resistor for SRAM SEU mitigation | |
EP0650190B1 (en) | Single event upset hardening of commercial VLSI technology without circuit redesign | |
US20060105519A1 (en) | DRAM on SOI | |
JP2004063527A (en) | Semiconductor memory device and its manufacturing method | |
JP2990774B2 (en) | Semiconductor device and manufacturing method thereof | |
KR19990084601A (en) | Device isolation region formation method of high voltage transistor used in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |