Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20050093134 A1
Publication typeApplication
Application numberUS 10/698,656
Publication date5 May 2005
Filing date30 Oct 2003
Priority date30 Oct 2003
Also published asUS7164199, US20060027915
Publication number10698656, 698656, US 2005/0093134 A1, US 2005/093134 A1, US 20050093134 A1, US 20050093134A1, US 2005093134 A1, US 2005093134A1, US-A1-20050093134, US-A1-2005093134, US2005/0093134A1, US2005/093134A1, US20050093134 A1, US20050093134A1, US2005093134 A1, US2005093134A1
InventorsTerry Tarn
Original AssigneeTerry Tarn
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Device packages with low stress assembly process
US 20050093134 A1
Abstract
A microelectromechanical device package and a low-stress inducing method for packaging a microelectromechanical device are disclosed in this invention. The microelectromechanical device is accommodated within a cavity comprised by a first package substrate and a second substrate, wherein a third substrate is disposed between and bonded to both the microelectromechanical device lower semiconductor substrate and the package bottom substrate. The first and second package substrates are then bonded so as to package the microelectromechanical device inside.
Images(8)
Previous page
Next page
Claims(55)
1. A packaged microelectromechanical device, comprising:
a microelectromechanical array device that comprises a semiconductor substrate;
a package for the microelectromechanical array device, the package comprising a packaging substrate;
an insert substrate that is disposed between the semiconductor substrate and the package substrate; and
wherein the insert substrate has a CTE value that is the sane as a CTE value of the semiconductor substrate or between the value of the semiconductor substrate and a CTE value of the package substrate.
2. The device of claim 1, wherein the semiconductor substrate is silicon.
3. The device of claim 2, wherein the microelectromechanical array comprises a light transmissive substrate bonded to the semiconductor substrate.
4. The device of claim 3, wherein the light transmissive substrate is glass or quartz.
5. The device of claim 3, wherein the microelectromechanical array comprises a plurality of micromirrors formed on the light transmissive substrate.
6. The device of claim 5, wherein the semiconductor substrate comprises an array of electrodes for electrostatically attracting the micromirrors.
7. The device of claim 6, wherein at least 500,000 micromirrors are disposed on the light transmissive substrate.
8. The device of claim 1, wherein the microelectromechanical array are formed directly on the semiconductor substrate.
9. The device of claim 8, wherein the semiconductor substrate comprises an array of electrodes.
10. The device of claim 1, wherein the package laminate substrate layers are ceramic.
11. The device of claim 1, wherein the package laminate substrate layers are glass.
12. The device of claim 1, wherein the plurality of the package laminate substrate layers form a cavity in which the micromirror array device is located.
13. The device of claim 1, wherein the package laminate is a flat plate.
14. The device of claim 1, wherein the package laminate comprises an inlay glass that is transmissive to visible light.
15. The device of claim 1, wherein the third substrate has a CTE that is the same as the semiconductor substrate Or between the CTE values of the semiconductor substrate and the package laminate bottom substrate.
16. The device of claim 15, wherein the CTE ranges from 3104 to 71041.
17. The device of claim 16, wherein the third substrate is silicon.
18. The device of claim 17, wherein the third substrate is bonded to the semiconductor substrate with adhesives.
19. The device of claim 18, wherein the adhesives are organic adhesives.
20. The device of claim 1, wherein the insert substrate is bonded to the semiconductor substrate with an adhesive.
21. The device of claim 1, wherein the third substrate further comprises a discontinuous layer or plurality of layers.
22. (canceled).
23. The device of claim 1, wherein the package laminate further comprises:
a first substrate having a heater along a periphery of the top surface of the first substrate and underneath said top surface;
a second substrate above the first substrate; and
a first sealing medium layer bonding the first substrate and the second substrate together.
24. The device of claim 24, wherein the first sealing medium layer further comprises a glass frit or solderable metallic material that bonds the first and second substrates together.
25. The device of claim 24, wherein the first substrate is a multilayered structure that comprises a plurality of substrate layers.
26. The device of claim 24, wherein the heater has a zigzag shape.
27. The device of claim 24, wherein the heater comprises a metallic material.
28. The device of claim 24, wherein the metallic material of the heater is formed by sputtering.
29. The device of claim 24, wherein the first substrate is ceramic.
30. The device of claim 24, wherein the second substrate is glass that is transparent to visible light.
31. The device of claim 24, wherein at least one surface of the second glass substrate is deposited thereon an anti-reflection layer for enhancing transmission of visible light through the glass substrate.
32. The device of claim 24, wherein the second substrate further comprises: another heater along a periphery of a surface of the second substrate and underneath said surface of the second substrate.
33. The device of claim 24, wherein the first sealing medium layer is a multilayered structure that further comprises a plurality of solderable metallization layers for metalizing the surface of the first substrate.
34. The device of claim 24, wherein the first sealing medium layer is a solderable metallization layer for metalizing the surface of the first substrate.
35. A method of packaging a microelectromechanical array device having a semiconductor substrate to a package, the method comprising:
selecting an insert substrate whose CTE value is the same as the CTE value of the semiconductor substrate or between the CTE value of the semiconductor substrate and a CTE value of a package substrate of the package:
attaching the semiconductor substrate to the insert substrate using an adhesive so as to form an assembly; and
attaching the insert substrate of said assembly to the package substrate using an adhesive.
36. The method of claim 35, wherein the adhesive for attaching the semiconductor substrate to the insert substrate is deposited in an even layer covering at least 80% of said substrate surface.
37. The method of claim 36, wherein the adhesive for attaching the insert substrate of the assembly to the package substrate is deposited in an even layer covering at least 80% of said substrate surface.
38. (canceled)
39. The method of claim 36, wherein the adhesive for attaching the microelectromechanical array with semiconductor substrate to another substrate is deposited on the middle of said substrate covering at least 33% of its surface.
40. The method of claim 41, wherein the adhesive for attaching the assembly to the package laminate bottom substrate is deposited on the middle of said substrate covering at least 33% of its surface.
41. The method of claim 36, wherein the substrate with similar mechanical properties forms a discontinuous layer or plurality of layers.
42. The method of claim 36, further comprising:
depositing an anti-stiction material within the cavity defined by the package laminate substrate.
43. The device of claim 1, wherein the package substrate is ceramic.
44. A packaged microelectromechanical device, comprising:
a microelectromechanical array device that comprises a semiconductor substrate;
a package substrate having a cavity in which the microelectromechanical array device is disposed; and
an insert substrate that is disposed between the semiconductor substrate and the package substrate.
45. The device of claim 44, wherein the package substrate is ceramic.
46. The device of claim 44, further comprising:
an array of electrodes and circuitry on the semiconductor substrate; and
an array of micromirrors disposed proximate to the electrodes such that the micromirrors can be electrostatically actuated by the electrodes.
47. The device of claim 46, wherein the micromirrors are formed on the semiconductor substrate.
48. The device of claim 46, wherein the micromirrors are formed on a light transmissive substrate that is bonded to the semiconductor substrate.
49. A packaged microelectromechanical device, comprising:
a microelectromechanical array device that comprises a semiconductor substrate;
a ceramic package substrate having a supporting surface; and
an insert substrate that is disposed between the semiconductor substrate and the supporting surface of the ceramic package substrate.
50. The device of claim 49, wherein the supporting surface is within a cavity of the ceramic package substrate.
51. The device of claim 50, further comprising:
an array of electrodes and circuitry on the semiconductor substrate; and
an array of micromirrors disposed proximate to the electrodes such that the micromirrors can be electrostatically actuated by the electrodes.
52. The device of claim 51, wherein the micromirrors are formed on the semiconductor substrate.
53. The device of claim 51, wherein the micromirrors are formed on a light transmissive substrate that is bonded to the semiconductor substrate.
54. The device of claim 1, wherein the insert substrate comprises a plurality of substrates.
55. A method of packaging a microelectromechanical array device having a semiconductor substrate to a package, the method comprising:
selecting an insert substrate whose CTE value is the same as the CTE value of the semiconductor substrate or between the CTE value of the semiconductor substrate and a CTE value of a package substrate of the package;
attaching the package substrate to the insert substrate using an adhesive so as to form an assembly; and
attaching the insert substrate of said assembly to the semiconductor substrate using an adhesive.
Description
    TECHNICAL FIELD OF THE INVENTION
  • [0001]
    The present invention is generally related to the art of packaging devices, and more particularly, to packaging stress sensitive devices.
  • BACKGROUND OF THE INVENTION
  • [0002]
    Stress sensitive devices, such as optical devices (e.g. photo detectors, CCDs, LCD, photodiodes), microelectromechanical systems (e.g. spatial light modulators using micromirrors) may suffer from device failure due to warping and stresses induced either during device packaging processes or in operation after improper packaging processes. In a typical packaging process, the device is attached to a package substrate for holding the device. When the coefficient of thermal expansion (CTE) of the package substrate does not match the device substrate that contacts the package substrate, the device will be warped, resulting in device failure.
  • [0003]
    An approach to solve this problem is to select device substrate and package substrate having the same or similar CTEs. However, this is not achievable in many situations because the selection of the device substrate and also the package substrate need to satisfy other requirements with higher priority.
  • [0004]
    Therefore, a method is desired for packaging stress sensitive devices with a low stress assembly process, while allows for employing a wide range of adhesives and packaging materials.
  • SUMMARY OF THE INVENTION
  • [0005]
    In view of the foregoing, the present invention discloses a method of packaging stress sensitive devices. Stresses, such as thermal stresses and warpage are reduced to tolerable levels by providing one or more substrates between the device and package substrates.
  • [0006]
    According to an embodiment of the invention, a substrate of a package for packaging a micromirror array device is provided therein. The substrate comprises: a laminate that comprises a plurality of substrate layers bonded together and a discontinuous substrate layer disposed between and bonded to both the micromirror lower semiconductor substrate and the package bottom substrate.
  • [0007]
    According to another embodiment of the invention, a method of packaging a micromirror array device is disclosed. The method comprises: providing a first package substrate; attaching a semiconductor device or a microelectromechanical device to an intermediate substrate layer; attaching said contraption to the first package substrate; placing a second substrate on the first package substrate; and bonding the first and second substrate using appropriate techniques.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0008]
    While the appended claims set forth the features of the present invention with particularity, the invention, together with its objects and advantages, may be best understood from the following detailed description taken in conjunction with the accompanying drawings of which:
  • [0009]
    FIG. 1 a is a diagram schematically illustrating a packaging substrate for packaging a micromirror array device, the packaging substrate having a heater that is formed along the periphery of one surface of the substrate and embedded underneath said surface of said substrate according to an embodiment of the invention;
  • [0010]
    FIG. 1 b is a cross-sectional view of the package substrate of FIG. 1;
  • [0011]
    FIG. 2 is a diagram schematically illustrating a packaging substrate having a heater that is laminated between two layers of said packaging substrate according to another embodiment of the invention;
  • [0012]
    FIG. 3 a is a diagram schematically illustrating a micromirror array device that is packaged using a packaging substrate in FIG. 1 according to another embodiment of the invention;
  • [0013]
    FIG. 3 b is a cross-sectional view of the package in FIG. 3 a;
  • [0014]
    FIG. 4 a is a diagram schematically illustrating a micromirror array device that is packaged using a packaging substrate in FIG. 1 according to yet another embodiment of the invention;
  • [0015]
    FIG. 4 b is a cross-sectional view of the micromirror array package of FIG. 4 a;
  • [0016]
    FIG. 5 a is a diagram schematically illustrating a micromirror array device that is packaged using a packaging substrate of FIG. 2 according to yet another embodiment of the invention;
  • [0017]
    FIG. 5 b is a cross-sectional view of the micromirror array device of FIG. 5 a;
  • [0018]
    FIG. 6 a is a cross-sectional view of the micromirror array device of FIG. 3, schematically illustrating the adhesive layers used for bonding the micromirror array device to an intermediate substrate and to the package according to one embodiment of the invention;
  • [0019]
    FIG. 6 b illustrates a cross-sectional view of the micromirror array device of FIG. 3, depicting the different adhesive layers used for bonding the micromirror array device to an intermediate substrate and to the package according to another embodiment of the invention;
  • [0020]
    FIG. 6 c is a cross-sectional view of the micromirror array device of FIG. 3, schematically illustrating the different exemplary adhesive layers and substances used for bonding the micromirror array device to an intermediate substrate and to the package according to yet another embodiment of the invention; and
  • [0021]
    FIG. 6 d illustrates a cross-sectional view of the micromirror array device of FIG. 3, depicting the different exemplary adhesive layers and substances used for bonding the micromirror array device to an intermediate discontinuous substrate and to the package according to one embodiment of the invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0022]
    Turning to the drawings, the present invention is illustrated as being implemented in a suitable packaging process for stress sensitive devices, such as optical devices (e.g. photo detectors, CCDs, LCD, photodiodes) and microelectromechanical systems (e.g. spatial light modulators using micromirrors). The following description is based on selected embodiments of the invention and should not be interpreted as a limitation of the invention with regard to alternative embodiments that are not explicitly described herein.
  • [0023]
    Referring to FIG. 1 a, a packaging substrate for packaging stress sensitive devices is illustrated therein. Packaging substrate 200 comprises substrate layer 210 and substrate layer 215. Substrate layer 210 has a concave surface that forms a cavity in which the stress sensitive device can be disposed. As an alternative feature, heater 220 is formed along the periphery of the concave surface of substrate layer 210. Electric current from external electric power source can be introduced into heater 220 via two leads 222 so as to generating heat. Heater 220 is laminated between substrate layers 210 and 215. A cross-sectional view of packaging substrate 200 is illustrated in FIG. 1 b.
  • [0024]
    Substrate layers 210 and 215 can be any suitable preferably non-electrically conducting materials, preferably ceramic or glass, and more preferably ceramic. Other materials (e.g. organic or hybrid organic-inorganic materials) could also be used depending upon their melting points. In another embodiment of the invention, substrate layers 210 and 215 each can be a multilayered structure that further comprises a plurality of substrate layers. In this situation, the top layer, on which the heater is disposed, of substrate 210 and the bottom layer, which face the heater, of substrate 215 are preferably non-electrically conducting. Other layers, including the substrate layers underneath the top layer of substrate 210 and the substrate layers above the bottom layer of substrate 215 can be any desired materials, such as ceramic, glass and metallic materials.
  • [0025]
    As discussed above, substrate layer 210 has a concave surface that forms a cavity in which micromirror array device can be placed. Alternatively, the substrate layers can be flat plates, as shown in FIG. 2. Referring to FIG. 2, substrate layers 266 and 262 of package substrate 260 both are flat plates. Alternatively, heater 220 is provided. The heater is formed on substrate layer 266 and along the periphery of the surface of substrate layer 266 and is laminated between substrate layers 266 and 262. Stress sensitive device, such as micromirror array device 105 can be bonded to substrate layer 106 and supported thereby by package substrate 262. Alternatively, the intermediate substrate layer 106 can be attached to package substrate 262 and further on provide support for micromirror array device 105. Substrate 106 consists preferably of a material with similar mechanical properties to that of the lower substrate material of the micromirror array device 105 (e.g. Si).
  • [0026]
    In the following, exemplary implementations of the embodiments of the present invention will be discussed with reference to packages of micromirror array devices and packaging processes for making the same. It will be understood by those skilled in the art that the following exemplary implementations are for demonstration purposes only and should not be interpreted by any ways as a limitation. In particular, although not limited thereto, the present invention is particularly useful for packaging semiconductor devices or micromirror array devices. The methods and packages disclosed can also be applied in packaging other type of stress sensitive devices, such as MEMS-based optical switches, image sensors or detectors and semiconductor devices. Other variations of the packaging substrates without departure from the spirit of the present invention may also be applicable. For example, the packaging substrate layers can be any desired shapes, other than the preferred rectangular shape.
  • [0027]
    Referring to FIG. 3 a, a micromirror array device package using the packaging substrate with an integral heater in FIG. 1 is illustrated therein. Specifically, micromirror array device 105 with attached substrate layer 106 is packed in the cavity of packaging substrate 200, which comprises integral heater 220 as shown in FIG. 1 and the intermediate layer 106 attached to said package substrate. A double substrate type micromirror device is illustrated, however, as in all the drawings, a single substrate device (e.g. micromirrors formed on silicon wafer) could be used. Cover substrate 235, which is preferably glass, is provided for sealing the micromirror array device within the cavity. In order to bond cover substrate 270 and packaging substrate 200, sealing medium 230, preferably one that forms a hermetic seal and has a melting temperature of 300 C. or less, and preferably 200 C. or less, is disposed between the cover substrate and packaging substrate as shown. Preferably the sealing material is an inorganic material such as a metal, metal alloy or metal compounds (e.g. a metal or metalloid oxide). Alternatively, sealing medium layer 230 can also be deposited directly on the surface of packaging substrate 200, or on the surface of the lower surface of cover substrate 235, in which case, sealing medium layer 230 is preferably deposited along the periphery of the lower surface of the cover substrate. Sealing medium 230 is preferably a material that is stable, reliable, cost-effective and has good thermal-properties (e.g. co-efficient of thermal expansion (CTE), thermal-conductivity etc.) compatible with the other components, such as package substrate 200 and cover substrate 235, of the micromirror array device package. It is further preferred that sealing medium has a low melting temperature (when the sealing medium is non-metallic) or soldering temperature (when the sealing medium is metallic). Glass frit, such as Kyocera KC-700, is an acceptable candidate for the sealing medium. During the bonding process, an electric current is driven through the integral heater via the two heater leads (i.e. leads 222) for generating heat. The amplitude of the electric voltage is dominated by electric characteristics of the heater (e.g. electric properties of the material of the heater, the shape of the heater), thermal characteristics and geometry of the substrate layers of packaging substrate 200 and the desired temperature on the surface of packaging substrate 200 for melting sealing medium (e.g. sealing medium layer 230). As an example, the melting temperature, also the desired temperature on the surface of packaging substrate 200, of sealing medium 230 is from 100 to 300 C., preferably around 350 C. The heater is embedded underneath the surface of the packaging substrate at a distance preferably from 1 millimeter to 10 millimeters, preferably around 7 millimeters. In this example, the packaging substrate is ceramic. Then the voltage set up between the two heater leads 222 is preferably from 40 to 100 volts, preferably around 70 volts. In other words, this voltage causes the heater generating heat with an amount that raises the surface temperature of the packaging substrate to the melting temperature of sealing medium layer 230. As a result, sealing medium is melted and used to bond cover substrate 235 and packaging substrate 200. Meanwhile, the temperature at the micromirror device location is far less than the temperature that causes mechanical failure of the micromirrors of the micromirror device. In the embodiment of the invention, the temperature at the micromirror device location is preferably less than 70 C.
  • [0028]
    During the bonding process, external pressure may be applied to the cover substrate, as shown in FIG. 3 b, wherein a cross-sectional view of FIG. 3 a is illustrated therein. After a predetermined time period when the cover substrate and the packaging substrate are securely bonded, the voltage, as well as the external pressure, can be withdrawn, but not necessarily at the same time. As shown in FIG. 3 b, one or more getters 325 can be provided within the package 270 for absorbing moistures and impurity particles (e.g. organic particles) either sealed within the cavity or emitted from the components of package 270 during the packaging process, especially during the heating process.
  • [0029]
    Though cover substrate 235 is preferably visible light transparent glass, it may also consist of other materials, such as metals or materials that are not transparent to visible light. In these cases, cover substrate 235 preferably comprises an inlay light transparent glass for allowing light to travel through and shine on micromirror array device 105. Alternatively, cover substrate 235 may have an opening forming window with a light transparent glass mounted on the window for allowing transmission of incident light. Moreover, a light blocking mask with light blocking strips formed around the circumference of the mask may be applied along cover substrate 235 for blocking incident light not shining on the surface of the micromirror array device. By this, optical performance, such as contrast ratio, of the micromirror array device can be improved.
  • [0030]
    Other than using glass frit as sealing medium, other suitable materials, such as solderable metallic materials, such as Au, BiSnx, AuSnx, InAgx, PbSnx, and copper, may also be used. However, most solderable metallic materials have poor adhesion to oxide materials or layers that often form on surfaces of the substrates. To solve this problem, a metallization film is preferably employed to metalizing the surface of the substrate before using solderable metallic sealing mediums, which will be discussed in further detail in the following.
  • [0031]
    Referring to FIG. 4 a, sealing medium layer 245 comprises a solderable metallic material that is preferably stable, reliable, cost-effective and has thermal-properties (e.g. co-efficient of thermal expansion (CTE), thermal-conductivity etc.) compatible with the other components, such as package substrate 200 and cover substrate 235, of the micromirror array device package, and more preferably has a low soldering temperature. In order to enhancing adhesion of sealing medium layer 245 to the surfaces of substrates 235 and 200, metallization layers 240 and 250 are provided for metalizing the lower surface of cover substrate 235 and top surface of package substrate 200, respectively. Metallization mediums can be any suitable materials, such as aluminum, gold, nickel or composition of two or more of suitable metallic elements, such as gold/nickel, preferably a material with low soldering temperature. These materials can be deposited on the surfaces as thick or thin films using suitable deposition methods, such as those standard methods (e.g. sputtering) for depositing thin film and those standard methods (e.g. print and paste) for depositing thick films. In an embodiment of the invention, metallization medium layer 250 is a thin layer of noble metallic material, such as gold. This metallization medium layer is preferably deposited, such as sputtered as a film on the lower surface of cover substrate 235. Similarly, another metallization layer 240 is provided between sealing medium layer 245 and package substrate 200 for metalizing the top surface of the package substrate. Metallization layer 240 is also preferably deposited, such as sputtered as a film on the upper surface of package substrate 200. When metallization layers 250 and 240 are respectively deposited on the lower surface of cover substrate 235 and the upper surface of substrate 200, these metallization layers may have high soldering temperatures. In this situation, theses metallization layers are integral with cover substrate 235 and substrate 200, respectively. Alternatively, metallization layers 250 and 240, each could be a multilayered structure. As an example, the multilayered structure comprises a metal-oxide layer (e.g. CrO2 and TiO2), a metallic layer (e.g. Cr and Ti), a second metallic layer (e.g. Ni) and a third metallic layer (e.g. Au) on top. The metal-oxide layer is first deposited on the surface of the non-metallic substrate, such as ceramic and glass, because it presents strong adhesion to the non-metallic substrate's surface, which is generally oxidized. The metallic layer generally comprises a metallic material that has strong adhesion to the metallic-oxidation layer. The second metallic layer is deposited between the third metallic layer and the first metallic layer to prevent diffusion of the first metallic material into the third metallic layer on top. As another example, metallization layer 240 further comprises a tungsten layer, a nickel layer and a gold layer. Of course, metallization medium layer 250 may also be a multilayered structure that further comprises a plurality of metallization layers as desired. The third metallic layer on top, preferably comprises a metallic material having low oxidation. Exemplary metallic materials for the third metallic layer are, Au, Cr and other noble metals.
  • [0032]
    During the packaging process, the integral heater embedded underneath the surface of package substrate 200 is electrically powered for generating heat so as to solder sealing medium layer 245 between metallization layers 240 and 250. Meanwhile, external pressure may be applied to the package for enforcing bonding package substrate 200 and cover substrate 235, as shown in FIG. 4 b.
  • [0033]
    In another embodiment of the invention, cover substrate 235 may also have a heater. As the heater (e.g. heater 220) in package substrate 200 as described with reference of FIG. 1 a, the heater in cover substrate 235 can be formed along the periphery of the surface of the cover substrate and embedded underneath said surface of the cover substrate. This heater in the cover substrate can be used in bonding the cover substrate and the package substrate. And it is especially useful in soldering metallization medium layer 250 and sealing medium layer 245.
  • [0034]
    A cross-sectional view of package 275 in FIG. 4 a is illustrated in FIG. 4 b. As seen, other features, such as getters 325 can be provided for absorbing moisture.
  • [0035]
    Referring to FIG. 5 a, a micromirror array device package using the package substrate as shown in FIG. 2 according to further embodiment of the invention is illustrated therein. As seen, package substrate 300 is a flat plate with integral heater 220 embedded underneath the surface of the package substrate. Micromirror array device 105 is bonded to substrate layer 106 and supported thereby by package substrate. Spacer 310 is placed on the package substrate and forms a space along with package substrate 300 and layer 106 for accommodating the micromirror array device. Cover substrate 320 is placed above the spacer and the package substrate. In order to bonding the package substrate, the spacer and the cover substrate into a micromirror array device package, sealing medium layers 315 and 305 are provided between the cover substrate and the spacer, and between the spacer and the package substrate, respectively. In the embodiment of the invention, package substrate 300 and spacer 310 are ceramic. Alternatively, spacer 310 can be, Kovar, Invar, and NiFex. And cover substrate 320 is light transparent glass. Sealing medium layers 315 and 305 are glass frit. During the packaging process, heater 220 is electrically powered for generating heat so as to melt sealing medium layers 305 and 315. Alternatively, external pressure (not shown) can be applied to enforcing the bonding.
  • [0036]
    As discussed above, cover substrate 320 is glass for allowing incident light traveling through to shine on the micromirror array device. Alternatively, the cover substrate can be a ceramic or metallic material or any other desired materials that are not transparent to visible light. In this case, the cover substrate comprises a window with inlay glass for allowing incident light passing through. Alternatively, a glass plate may be mounted on the window of the substrate that is not incident light transparent. As a further alternative feature of the embodiment, a light blocking mask (e.g. a rectangular frame) that blocks incident light around the periphery of the micromirror array device is attached to the surface of the cover substrate, or directly painted or otherwise deposited around the circumference of the cover substrate. This is particularly useful when the cover substrate is glass.
  • [0037]
    Other than the flat shape, the cover substrate can be a concave cover cap (not shown) with the lower surface of the cover substrate extended towards the opposite surface (e.g. the top surface) of the cover substrate. In this case, the cover cap and package substrate 300 can form a space for housing the micromirror array device without spacer 310. Accordingly, the number of metallization medium layers and the number of sealing medium layers can be reduced, and bonding process can be simplified. For example, when cover substrate 320 that is a cover cap and package substrate 300 is provided for housing micromirror array device 105, packaging processes described with reference to FIGS. 3 a and 4 a can be directly applied herein.
  • [0038]
    Referring to FIG. 5 b, a cross-sectional view of the micromirror array package in FIG. 5 a is illustrated therein. In addition to the packaging substrate, the intermediate layer attached to it, the cover substrate, the sealing medium layer and the metallization medium layers, getters may also be formed within the package. The cover light transmissive substrate need not be parallel to the lower substrate, and the micromirror array device, such as set forth in U.S. patent application Ser. No. 10/343,307, filed on Jan. 29, 2003 to Huibers, the subject matter of which being incorporated herein by reference.
  • [0039]
    Referring to FIG. 6 a, a cross-sectional view of a micromirror array device package using the packaging substrate with an integral heater of FIG. 1 is illustrated therein. Specifically, a double substrate type micromirror device 105 is shown with two separate adhesive layers bonding said substrates. An even adhesive layer further bonds said device with substrate layer 106 and the same method is employed in bonding layer 106 with package substrate 210. The addition of substrate layer 106 to the bonding process of the micromirror device to the packaging substrate allows for a wide range of adhesives and packaging materials to be adapted into the assembly process, since most of the stress induced during assembly and packaging is now supported by insert 106 instead of micromirror device 105. However, substrate layer 106 can suffer from flexure and/or creep, which can be transferred to micromirror device 105, due to this induced stress and the CTE mismatch of the materials. In order to prevent this, FIG. 6 b shows a different pattern in adhesive dispensing for bonding the double substrate micromirror device 105 to layer 106 according to another embodiment of the invention.
  • [0040]
    Substrate layer 106 is in this case attached to micromirror device 105 using small quantities of adhesive substance, which successfully minimizes flexure problems but may create instead a heat transfer problem between the two substrates due to the reduction of contact surface. As a further alternative, FIG. 6 c illustrates another dispensing pattern for the adhesive layer that bonds substrate layer 106 to the double substrate micromirror device 105.
  • [0041]
    Another alternative to this problem is shown in FIG. 6 d, which illustrates a cross-sectional view of a micromirror array device package using the packaging substrate with an integral heater of FIG. 1 according to yet another embodiment of the invention. In this embodiment the two substrates of micromirror device 105 are bonded together using a doped adhesive substance, while substrate insert 106 is now a discontinuous layer bonded with adhesive substance to both micromirror device 105 and package substrate 210. Alternatively, multiple discontinuous substrate inserts can exist between the assembly and the package, which greatly reduces flexure resulted from the CTE mismatch and/or deformation of the bonding materials or the insert itself.
  • [0042]
    It will be appreciated by those skilled in the art that a new and useful micromirror array package and methods of applying the same for packaging micromirror array devices have been described herein. In view of the many possible embodiments to which the principles of this invention may be applied, however, it should be recognized that the embodiments described herein with respect to the drawing figures are meant to be illustrative only and should not be taken as limiting the scope of invention. For example, those of skill in the art will recognize that the illustrated embodiments can be modified in arrangement and detail without departing from the spirit of the invention. In particular, other protective materials, such as inert gas, may be filled in the space formed by the package substrate and the cover substrate. For another example, the package substrate, as well as the cover substrate and the spacer, can be other suitable materials, such as silicon dioxide, silicon carbide, silicon nitride, and glass ceramic. For yet another example, other suitable auxiliary methods and components, such as applications of Infrared Radiation during bonding for soldering the sealing medium layers, and pillars or other structures for aliening the substrates are also applicable. Moreover, other desired materials, such as anti-stiction material, preferably in vapor phase for reducing stiction of the micromirrors of the micromirror array device, may also be deposited inside the package. The anti-stiction material can be deposited before bonding the cover substrate and lower substrate. When the cover substrate (e.g. cover substrate 235 in FIGS. 3 a and 3 b) is glass that is visible light transmissive, it can be placed parallel to the micromirror array device (e.g. device 105 in FIGS. 3 a and 3 b) and the package substrate. Alternatively, the cover substrate may be placed at an angle with the micromirror array device or the package substrate. Therefore, the invention as described herein contemplates all such embodiments as may come within the scope of the following claims and equivalents thereof.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4178077 *18 Aug 197611 Dec 1979U.S. Philips CorporationElectrostatically controlled picture display device
US4309242 *9 May 19795 Jan 1982U.S. Philips CorporationMethod of manufacturing an electrostatically controlled picture display device
US5175409 *12 Dec 199029 Dec 1992Metcal, Inc.Self-soldering flexible circuit connector
US5293511 *16 Mar 19938 Mar 1994Texas Instruments IncorporatedPackage for a semiconductor device
US5527744 *21 Nov 199418 Jun 1996Texas Instruments IncorporatedWafer method for breaking a semiconductor
US5702764 *22 Aug 199630 Dec 1997Shin-Etsu Chemical Co., Ltd.Method for the preparation of pyrolytic boron nitride-clad double-coated article
US5835256 *18 Jun 199610 Nov 1998Reflectivity, Inc.Reflective spatial light modulator with encapsulated micro-mechanical elements
US5872046 *3 Apr 199716 Feb 1999Texas Instruments IncorporatedMethod of cleaning wafer after partial saw
US5915168 *6 May 199822 Jun 1999Harris CorporationLid wafer bond packaging and micromachining
US5963289 *27 Oct 19975 Oct 1999S VisionAsymmetrical scribe and separation method of manufacturing liquid crystal devices on silicon wafers
US5998242 *27 Oct 19977 Dec 1999Lsi Logic CorporationVacuum assisted underfill process and apparatus for semiconductor package fabrication
US6046840 *24 Sep 19984 Apr 2000Reflectivity, Inc.Double substrate reflective spatial light modulator with self-limiting micro-mechanical elements
US6072236 *7 Mar 19966 Jun 2000Micron Technology, Inc.Micromachined chip scale package
US6164837 *30 Dec 199826 Dec 2000Mcdonnell Douglas CorporationIntegrated microelectromechanical alignment and locking apparatus and method for fiber optic module manufacturing
US6165885 *14 Jul 199826 Dec 2000International Business Machines CorporationMethod of making components with solder balls
US6207548 *5 Mar 199727 Mar 2001Micron Technology, Inc.Method for fabricating a micromachined chip scale package
US6232150 *3 Dec 199815 May 2001The Regents Of The University Of MichiganProcess for making microstructures and microstructures made thereby
US6252229 *10 Jul 199826 Jun 2001Boeing North American, Inc.Sealed-cavity microstructure and microbolometer and associated fabrication methods
US6287940 *2 Aug 199911 Sep 2001Honeywell International Inc.Dual wafer attachment process
US6303986 *29 Jul 199816 Oct 2001Silicon Light MachinesMethod of and apparatus for sealing an hermetic lid to a semiconductor die
US6353492 *3 Jan 20015 Mar 2002The Microoptical CorporationMethod of fabrication of a torsional micro-mechanical mirror system
US6458627 *12 Oct 19991 Oct 2002Hyundai Micro Electronics Co., Ltd.Semiconductor chip package and method of fabricating same
US6459523 *20 Dec 20001 Oct 2002Fujitsu LimitedGalvano-micromirror and its manufacture process
US6541832 *19 Jan 20011 Apr 2003Texas Instruments IncorporatedPlastic package for micromechanical devices
US6649446 *29 Nov 200118 Nov 2003Clarisay, Inc.Hermetic package for multiple contact-sensitive electronic devices and methods of manufacturing thereof
US6661084 *25 Feb 20029 Dec 2003Sandia CorporationSingle level microelectronic device package with an integral window
US6704131 *9 Nov 20019 Mar 2004Texas Instruments IncorporatedMEMS enclosure
US6810899 *24 Feb 20032 Nov 2004Massachusetts Institute Of TechnologyIntegrated palladium-based micromembranes for hydrogen separation and hydrogenation/dehydrogenation reactions
US20010007372 *25 Jan 200112 Jul 2001Salman AkramMicromachined chip scale package
US20010022207 *17 Apr 200120 Sep 2001Hays Kenneth MaxwellMethod for fabricating a sealed-cavity microstructure
US20010034076 *29 Jan 200125 Oct 2001Analog Devices, Inc.Process for wafer level treatment to reduce stiction and passivate micromachined surfaces and compounds used therefor
US20010040675 *22 Jan 200115 Nov 2001True Randall J.Method for forming a micromechanical device
US20010048064 *22 Mar 20016 Dec 2001Masashi KitaniElectronic device and production process of same
US20020063322 *13 Nov 200130 May 2002Robbins Roger A.Micromechanical getter anchor
US20020117728 *3 Aug 200129 Aug 2002Brosnihhan Timothy J.Bonded wafer optical MEMS process
US20020146200 *15 Mar 200210 Oct 2002Kudrle Thomas DavidElectrostatically actuated micro-electro-mechanical devices and method of manufacture
US20020180016 *9 Apr 20025 Dec 2002Vernon ShraugerCritically aligned optical MEMS dies for large packaged substrate arrays and method of manufacture
US20030000737 *1 Jul 20022 Jan 2003Liu Jwei WienMasking layer in substrate cavity
US20030008477 *17 May 20029 Jan 2003Silicon Genesis CorporationSmoothing method for cleaved films made using a release layer
US20030047533 *10 Jun 200213 Mar 2003Reflectivity, Inc., A California CorporationMethod for removing a sacrificial material with a compressed fluid
US20030161027 *17 Jun 200228 Aug 2003Seiko Epson CorporationLight modulator and method of manufacturing the same
US20030211654 *29 Apr 200213 Nov 2003Texas Instruments Inc.MEMS device wafer-level package
US20040119143 *19 Dec 200224 Jun 2004Karpman Maurice S.Packaged microchip with isolator having selected modulus of elasticity
US20040190112 *31 Mar 200330 Sep 2004Huibers Andrew G.Optical materials in packaging micromirror devices
US20040232535 *22 May 200325 Nov 2004Terry TarnMicroelectromechanical device packages with integral heaters
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7397067 *31 Dec 20038 Jul 2008Intel CorporationMicrodisplay packaging system
US744356312 Jan 200728 Oct 2008Idc, LlcPackaging for an interferometric modulator
US755124615 Apr 200523 Jun 2009Idc, Llc.System and method for display device with integrated desiccant
US7569926 *16 Dec 20054 Aug 2009Innovative Micro TechnologyWafer level hermetic bond using metal alloy with raised feature
US7582514 *24 Aug 20071 Sep 2009Robert Bosch GmbhMicroelectromechanical systems encapsulation process with anti-stiction coating
US766841525 Mar 200523 Feb 2010Qualcomm Mems Technologies, Inc.Method and device for providing electronic circuitry on a backplate
US77016317 Mar 200520 Apr 2010Qualcomm Mems Technologies, Inc.Device having patterned spacers for backplates and method of making the same
US77106293 Jun 20054 May 2010Qualcomm Mems Technologies, Inc.System and method for display device with reinforcing substance
US771508013 Apr 200711 May 2010Qualcomm Mems Technologies, Inc.Packaging a MEMS device using a frame
US774653712 Apr 200729 Jun 2010Qualcomm Mems Technologies, Inc.MEMS devices and processes for packaging such devices
US78161641 Dec 200619 Oct 2010Qualcomm Mems Technologies, Inc.MEMS processing
US781671024 Jan 200819 Oct 2010Qualcomm Mems Technologies, Inc.Packaging for an interferometric modulator with a curved back plate
US782612720 Jun 20072 Nov 2010Qualcomm Mems Technologies, Inc.MEMS device having a recessed cavity and methods therefor
US793347622 Feb 201026 Apr 2011Qualcomm Mems Technologies, Inc.Method and device for providing electronic circuitry on a backplate
US793555530 Nov 20093 May 2011Qualcomm Mems Technologies, Inc.Method and system for sealing a substrate
US7960208 *11 Jul 200914 Jun 2011Innovative Micro TechnologyWafer level hermetic bond using metal alloy with raised feature
US799060118 Mar 20102 Aug 2011Qualcomm Mems Technologies, Inc.System and method for display device with reinforcing substance
US8004736 *8 May 200923 Aug 2011Qualcomm Mems Technologies, Inc.Optical interference display panel and manufacturing method thereof
US804058717 May 200718 Oct 2011Qualcomm Mems Technologies, Inc.Desiccant in a MEMS device
US80444313 Jun 200825 Oct 2011Intel CorporationMicrodisplay packaging system
US804583515 Aug 200825 Oct 2011Qualcomm Mems Technologies, Inc.Method and device for packaging a substrate
US809022922 Apr 20113 Jan 2012Qualcomm Mems Technologies, Inc.Method and device for providing electronic circuitry on a backplate
US811598314 Apr 200914 Feb 2012Qualcomm Mems Technologies, Inc.Method and system for packaging a MEMS device
US812443410 Jun 200528 Feb 2012Qualcomm Mems Technologies, Inc.Method and system for packaging a display
US8288211 *13 Oct 201016 Oct 2012Innovative Micro TechnologyWafer level hermetic bond using metal alloy with keeper layer
US831653312 Aug 201027 Nov 2012S3C, Inc.Media-compatible electrically isolated pressure sensor for high temperature applications
US837939223 Oct 200919 Feb 2013Qualcomm Mems Technologies, Inc.Light-based sealing and device packaging
US841069013 Feb 20092 Apr 2013Qualcomm Mems Technologies, Inc.Display device with desiccant
US843583828 Sep 20077 May 2013Qualcomm Mems Technologies, Inc.Optimization of desiccant usage in a MEMS package
US862755914 Sep 201214 Jan 2014S3C, Inc.Media-compatible electrically isolated pressure sensor for high temperature applications
US864312721 Aug 20084 Feb 2014S3C, Inc.Sensor device packaging
US868057213 Oct 201125 Mar 2014Intel CorporationMicrodisplay packaging system
US868213013 Sep 201125 Mar 2014Qualcomm Mems Technologies, Inc.Method and device for packaging a substrate
US873522531 Mar 200927 May 2014Qualcomm Mems Technologies, Inc.Method and system for packaging MEMS devices with glass seal
US8736081 *30 Aug 201227 May 2014Innovative Micro TechnologyWafer level hermetic bond using metal alloy with keeper layer
US885374714 Oct 20107 Oct 2014Qualcomm Mems Technologies, Inc.Method of making an electronic device with a curved backplate
US91628782 Mar 201420 Oct 2015Innovative Micro TechnologyWafer level hermetic bond using metal alloy with raised feature and wetting layer
US20050146003 *31 Dec 20037 Jul 2005O'connor MichaelMicrodisplay packaging system
US20050253282 *27 Apr 200417 Nov 2005Daoqiang LuTemperature resistant hermetic sealing formed at low temperatures for MEMS packages
US20050275075 *28 Sep 200415 Dec 2005Suk-Kee HongMicro-electro-mechanical system (MEMS) package with spacer for sealing and method of manufacturing the same
US20060077146 *15 Apr 200513 Apr 2006Lauren PalmateerSystem and method for display device with integrated desiccant
US20070048887 *26 Aug 20051 Mar 2007Innovative Micro TechnologyWafer level hermetic bond using metal alloy
US20070048898 *16 Dec 20051 Mar 2007Innovative Micro TechnologyWafer level hermetic bond using metal alloy with raised feature
US20070139655 *20 Dec 200521 Jun 2007Qi LuoMethod and apparatus for reducing back-glass deflection in an interferometric modulator display device
US20070170568 *12 Jan 200726 Jul 2007Lauren PalmateerPackaging for an interferometric modulator
US20070228499 *6 Oct 20064 Oct 2007S3C, Inc.MEMS device package with thermally compliant insert
US20070297037 *20 Jun 200727 Dec 2007Qualcomm IncorporatedMems device having a recessed cavity and methods therefor
US20080050861 *24 Aug 200728 Feb 2008Cyril VancuraMicroelectromechanical Systems Encapsulation Process with Anti-Stiction Coating
US20080130082 *1 Dec 20065 Jun 2008Qualcomm Mems Technologies, Inc.Mems processing
US20080233667 *3 Jun 200825 Sep 2008Intel CorporationMicrodisplay packaging system
US20080277747 *8 May 200813 Nov 2008Nazir AhmadMEMS device support structure for sensor packaging
US20080318349 *18 Aug 200825 Dec 2008Innovative Micro TechnologyWafer level hermetic bond using metal alloy
US20090219605 *8 May 20093 Sep 2009Qualcomm Mems Technologies, IncOptical interference display panel and manufacturing method thereof
US20090257109 *14 Apr 200915 Oct 2009Idc, LlcMethod and system for packaging a mems device
US20090323170 *30 Jun 200831 Dec 2009Qualcomm Mems Technologies, Inc.Groove on cover plate or substrate
US20100003772 *11 Jul 20097 Jan 2010Innovative Micro TechnologyWafer level hermetic bond using metal alloy with raised feature
US20100020382 *22 Jul 200828 Jan 2010Qualcomm Mems Technologies, Inc.Spacer for mems device
US20100044809 *21 Aug 200825 Feb 2010S3C, Inc.Sensor Device Packaging And Method
US20100053922 *25 Jan 20084 Mar 2010Silex Microsystems AbMicropackaging method and devices
US20100072595 *30 Nov 200925 Mar 2010Qualcomm Mems Technologies, Inc.Method and system for sealing a substrate
US20100172013 *18 Mar 20108 Jul 2010Qualcomm Mems Technologies, Inc.System and method for display device with reinforcing substance
US20100206629 *13 Feb 200919 Aug 2010Qualcomm Mems Technologies, Inc.Display device with desiccant
US20100304518 *12 Aug 20102 Dec 2010S3C, Inc.Media-Compatible Electrically Isolated Pressure Sensor For High Temperature Applications
US20110012219 *28 Sep 200720 Jan 2011Qualcomm Mems Technologies, Inc.Optimization of desiccant usage in a mems package
US20110024923 *13 Oct 20103 Feb 2011Innovative Micro TechnologyWafer level hermetic bond using metal alloy with keeper layer
US20110199668 *22 Apr 201118 Aug 2011Qualcomm Mems Technologies, Inc.Method and device for providing electronic circuitry on a backplate
US20120319303 *30 Aug 201220 Dec 2012Innovative Micro TechnologyWafer level hermetic bond using metal alloy with keeper layer
WO2007024730A2 *21 Aug 20061 Mar 2007Inovative Micro TechnologyWafer level hermetic bond using metal alloy
WO2007024730A3 *21 Aug 200616 Apr 2009Inovative Micro TechnologyWafer level hermetic bond using metal alloy
WO2007117447A230 Mar 200718 Oct 2007S3C, IncorporatedMems device package with thermally compliant insert
WO2007117447A3 *30 Mar 200727 Dec 2007John DangtranMems device package with thermally compliant insert
WO2007120885A2 *12 Apr 200725 Oct 2007Qualcomm Mems Technologies, Inc.Mems devices and processes for packaging such devices
WO2007120885A3 *12 Apr 200720 Mar 2008Suryaprakash GantiMems devices and processes for packaging such devices
WO2017142222A1 *20 Jan 201724 Aug 2017(주)스탠딩에그Mems device, mems package, and mems device manufacturing method
Classifications
U.S. Classification257/706, 438/122, 257/710, 438/125
International ClassificationH01L21/44, B81B7/00, H01L23/34
Cooperative ClassificationB81C2203/019, B81B7/0048, H01L2224/16225
European ClassificationB81B7/00P4D
Legal Events
DateCodeEventDescription
18 May 2005ASAssignment
Owner name: REFLECTIVITY, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TARN, TERRY;REEL/FRAME:016250/0015
Effective date: 20031030
28 Jul 2005ASAssignment
Owner name: VENTURE LENDING & LEASING IV, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:REFLECTIVITY, INC.;REEL/FRAME:016800/0574
Effective date: 20050616
Owner name: VENTURE LENDING & LEASING IV, INC.,CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:REFLECTIVITY, INC.;REEL/FRAME:016800/0574
Effective date: 20050616