US20040216864A1 - CTE matched application specific heat sink assembly - Google Patents

CTE matched application specific heat sink assembly Download PDF

Info

Publication number
US20040216864A1
US20040216864A1 US10/427,656 US42765603A US2004216864A1 US 20040216864 A1 US20040216864 A1 US 20040216864A1 US 42765603 A US42765603 A US 42765603A US 2004216864 A1 US2004216864 A1 US 2004216864A1
Authority
US
United States
Prior art keywords
heat
dissipating
cte
dissipating substrate
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/427,656
Inventor
Marvin Wong
Arthur Fong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Agilent Technologies Inc
Original Assignee
Agilent Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agilent Technologies Inc filed Critical Agilent Technologies Inc
Priority to US10/427,656 priority Critical patent/US20040216864A1/en
Assigned to AGILENT TECHNOLOGIES, INC. reassignment AGILENT TECHNOLOGIES, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FONG, ARTHUR, WONG, MARVIN GLENN
Priority to DE10360966A priority patent/DE10360966A1/en
Priority to CNA2004100004189A priority patent/CN1542953A/en
Priority to GB0406233A priority patent/GB2401481B/en
Priority to JP2004135317A priority patent/JP2004336047A/en
Publication of US20040216864A1 publication Critical patent/US20040216864A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3731—Ceramic materials or glass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3736—Metallic materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01042—Molybdenum [Mo]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01068—Erbium [Er]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H05K1/0204—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]

Definitions

  • Electronic components such as integrated circuits or printed circuit boards, are becoming more and more common in various devices.
  • central processing units, interface, graphics and memory circuits typically comprise several integrated circuits.
  • many electronic components, such as integrated circuits generate significant amounts of heat. If the heat generated during the operation of these and other devices is not removed, the electronic components or other devices near them,may overheat, resulting in damage to the components or degradation of component performance.
  • heat sinks or other heat-dissipating devices are often used with electronic components to dissipate heat.
  • Heat sinks may crack, damage or separate from the electronic components they are attached to if the heat sink has a coefficient of thermal expansion significantly different from the electronic component.
  • many heat sink materials are relatively heavy. If the electronic component the heat sink is attached to is subjected to vibration or impact, the weight of the heat sink attached to the electronic component may crack, damage or cause the heat sink to separate from the electronic component to which it is attached.
  • more than one electronic component on a printed circuit board, multi-chip module or electronic system requires heat dissipation. It would be advantageous for more than one component to be able to utilize a single heat-dissipating device, in order to optimize system cost, weight, size, and other features. However, different die on a printed circuit assembly or within a multi-chip module may have different coefficients of thermal expansion or heat dissipating requirements. It would be advantageous to provide a heat-dissipating device that is capable of accommodating various different requirements to more than one device requiring heat-dissipation.
  • An application specific heat sink assembly for dissipating heat from one or more electronic components is presented with a heat-dissipating substrate selected for one or more of its size, shape, mass, cost, thermal conductivity properties, environmental resistance; and one or more heat-dissipating studs.
  • Each heat-dissipating stud may be attached to the heat-dissipating substrate such that an electronic component may be attached to each heat-dissipating stud with the heat-dissipating stud providing CTE transition between the heat-dissipating substrate and the electronic component to be cooled.
  • At least one of the heat-dissipating studs may have an upper layer with a CTE similar to the electronic component's CTE and an intermediate layer between the upper layer and the heat-dissipating substrate with a CTE between that of the heat-dissipating substrate and the CTE of the upper layer of the heat-dissipating stud.
  • a method for manufacturing an application specific heat sink device for dissipating heat from one or more electronic components may include selecting or forming a heat-dissipating substrate or heat pipe; forming one or more heat-dissipating studs, such that each of the heat-dissipating studs may be shaped and sized to mate with an electronic device to be cooled; and attaching each of the heat-dissipating studs to the substrate.
  • An electronic device to be cooled may be attached to each heat-dissipating stud.
  • the heat-dissipating studs may be formed of more than one layer of material, in order to provide CTE step matching between the heat-dissipating substrate or heat pipe and the electronic component to be cooled.
  • FIG. 1 illustrates a first embodiment of a heat-dissipating device in accordance with the present invention
  • FIG. 2 illustrates a second embodiment of a heat-dissipating device in accordance with the present invention
  • FIG. 3 illustrates a third embodiment of a heat-dissipating device in accordance with the present invention
  • FIG. 4 illustrates a flow chart for manufacturing a heat-dissipating device in accordance with the first embodiment of the present invention
  • FIG. 5 illustrates a flow chart for manufacturing a heat-dissipating device in accordance with the second embodiment of the present invention
  • FIG. 6 illustrates a flow chart for manufacturing a heat-dissipating device in accordance with the third embodiment of the present invention
  • FIG. 7 illustrates a top plan view of an integrated circuit device package according to a fourth embodiment of the invention prior to encapsulation
  • FIG. 8 illustrates a cross-sectional view of the integrated circuit device of FIG. 7 taken along line 8 - 8 ;
  • FIG. 9 illustrates a fifth embodiment of a heat-dissipating device for dissipating heat from more than one component in accordance with the present invention
  • FIG. 10 illustrates a flow chart for manufacturing a heat-dissipating device in accordance with the fifth and sixth embodiments of the present invention
  • FIG. 11 illustrates a cross-sectional view of more than one integrated circuit attached to a heat-dissipating device prior to encapsulation in accordance with a sixth embodiment of the present invention
  • FIG. 12 illustrates a seventh embodiment of a heat-dissipating device for dissipating heat from a component in accordance with the invention
  • FIG. 13 illustrates a cross-sectional view of more than one integrated circuit attached to a heat-dissipating device prior to encapsulation in accordance with a eighth embodiment of the present invention.
  • FIG. 14 illustrates a flow chart for manufacturing a heat-dissipating device in accordance with the eighth embodiment of the present invention.
  • the present invention relates to techniques for providing a heat-dissipating device in which the various features of the device, e.g. thermal conductivity, precise tolerances, CTE matching with the part to be cooled, environmental resistance, low mass, good bondability, cost, machinability, etc., may be selectively optimized.
  • Optimizing various features of a heat sink device may be accomplished with a heat sink of more than one material, creating an application specific heat sink structure capable of meeting different requirements in different locations more readily than a monolithic heat sink structure.
  • FIG. 1 illustrates a heat dissipation device according to a first embodiment of the present invention.
  • a heat dissipation substrate 110 is provided.
  • the heat dissipation substrate 110 may be selected from any known heat sink material, alloy or combination thereof, such as Aluminum Silicon Carbide, Copper, Aluminum, carbon/metal composite, ceramic or other known heat sink material.
  • AlSiC may be selected for its heat conducting qualities and low weight.
  • a heat-dissipating stud 120 may be formed by stamping, machining, etching or laser cutting from any known heat sink material, alloy or combination thereof, such as copper, tungsten, molybdenum, aluminum, copper/molybdenum/copper or other known heat sink material.
  • Heat stud 120 may be selected in order to have a CTE (coefficient of thermal expansion) that is relatively close to the device (integrated circuit chip, integrated circuit package, integrated circuit module, printed circuit board, etc.) to which it is to be attached. As shown in the flow chart in FIG. 4, the heat dissipation stud 120 may be attached to the surface 180 of the heat dissipation substrate 110 a predetermined location 130 by any known means of attachment, such as brazing, soldering, adhesive bonding, press fit, screws, rivets, welding, cold diffusion under high pressure, diffusion bonding, or a thermally conductive metallic adhesive.
  • the heat-dissipating stud 120 is precisely shaped by means of machining, stamping, etching or laser cutting and attached to the heat dissipation substrate 110 at a predetermined location 130 .
  • the manufacturer of the device to be cooled may select the substrate 110 and stud 120 for a particular heat-dissipating application by feature requirements, cost, low mass, good thermal conductivity, precise tolerances, etc.
  • the manufacturer may select 410 the substrate 110 , select the stud 120 and select an appropriate attachment method 420 as required by the particular application in order to optimize the heat sink features to the application, while minimizing heat sink costs.
  • the device to be cooled may be attached to the stud 420 . It should be noted, that the stud 120 might be attached to the device to be cooled before the stud 120 is attached to the substrate 110 .
  • the manufacturer may keep various heat-dissipating substrates 110 of varying materials and sizes on hand or order from a supplier.
  • a customized heat-dissipating stud 120 may be fabricated to specific size, thermal conductivity requirements, etc. After the stud 120 is manufactured, it may be attached 420 by any attachment method appropriate to the application.
  • This embodiment may permit the substrate 110 to be of a material, alloy, or composite that is not readily machinable, but has other desirable heat sink features, such as good thermal conductivity, inexpensive, low mass, etc, while the stud 120 may provide other features, such as improved CTE matching with the device to be cooled, more precise machinability for sizing to match the device to be cooled, etc.
  • the studs may also be used to obtain relative CTE matching with each respective die. It should be noted that precise CTE matching is not usually required, it is sufficient to have relatively close CTE's, as disclosed in U.S. Pat. No. 5,886,407, Polese et al., which is hereby incorporated in this Specification by reference.
  • FIG. 2 shows a heat-dissipating device according to a second embodiment of the present invention.
  • a heat-dissipating substrate 210 is provided with an alignment cavity 230 for aligning and attaching a heat-dissipating stud 220 .
  • the heat-dissipating substrate 210 may be formed by any known method, such as, machining or stamping.
  • the cavity 230 may be formed in substrate 210 by machining or coining/stamping. As shown in the flow chart of FIG.
  • the stud 220 may be attached 520 in the alignment cavity 230 by means of brazing, soldering, adhesive bonding, diffusion bonding, cold diffusion under high pressure, a thermally conductive metallic adhesive or other known attachment means.
  • the device to be cooled (not shown) may be attached 530 to the stud 220 by means of any standard die attach method, including epoxy or eutectic die attach. This embodiment may provide for more precise alignment of the stud 220 on the substrate 210 .
  • FIG. 3 shows a heat-dissipating device according to a third embodiment of the present invention.
  • a heat-dissipating substrate 310 is provided of a predetermined size and material, metal, alloy or composite for precise requirements of a particular heat-dissipating application.
  • a layer 390 of a material selected to form a heat-dissipating stud 320 is attached 620 by any known attachment means, such as brazing, soldering, adhesive bonding, diffusion bonding, vacuum hot pressing, etc.
  • a stud 320 of a predetermined size for mating with the device to be cooled is formed 630 by machining, laser cutting, chemical etching, or other known process at a predetermined location 330 on a top surface of layer 390 .
  • the device to be cooled may be attached 640 .
  • the heat-dissipating stud is shaped to fit the electronic device to be cooled.
  • the integrated circuit device 741 comprises an electrical interconnect support structure 742 made of one or more layers of relatively inexpensive dielectric material such as polyamide or other polymer dielectrics, or epoxy materials having a relatively high CTE.
  • the support structure 742 supports a heat-dissipating substrate 743 chosen for application specific qualities as described previously with respect to substrates 110 , 210 , and 310 and FIGS. 1-8.
  • a heat-dissipating stud 745 rising from the upper surface 746 of the heat-dissipating substrate 743 supports a microchip or die 744 .
  • the heat-dissipating stud 745 is manufactured separately from the heat-dissipating substrate 743 and then attached to the heat-dissipating substrate 743 by brazing, resistance welding, ultrasonic welding, pressing, i.e., cold fusion under high pressure, soldering, adhesive bonding, press fit, screws, rivets, diffusion bonding, or with use of an adhesion layer 751 of thermally conductive adhesive material or other thin adhesion material of a thickness to be determined by thermal performance requirements.
  • a series of wire-bonds 747 connect contact points on the die 744 to metalization 748 patterned onto the surface 749 or within the body of support structure 742 .
  • the metalization connects to a plurality of leads 750 extending outward from the integrated circuit device 741 .
  • Heat-dissipating substrate 743 may be sized/shaped such that it may form part of the encapsulation structure, not shown.
  • the heat-dissipating substrate 743 may be selected from various generic materials, sizes and shapes, selected for it heat-dissipating qualities, low mass, environmental conditions resistance, price, etc.
  • the materials used for the support structure 742 are selected to have intermediate CTE's between the heat-dissipating substrate 743 and the metalization 748 .
  • the heat-dissipating stud 745 is selected from various materials to provide an intermediate CTE between the heat-dissipating substrate 743 and the integrated circuit die 744 , along with other desired application specific features such as customizing of CTE matching to die, sizing, environment resistance, price, mass, etc.
  • the present invention may permit an end user to precisely select various features of a heat sink device to a particular application.
  • the main body of the heat sink, or the substrate may be of a generic size, shape and material to optimize selected features of the heat sink, such as thermal conductivity, low mass, inexpensive material, inexpensive manufacturing processes, environmental resistance, bondability, etc.
  • the interface surface, or slug may be selected of a material, size and shape or made customized to the particular application, in order to optimize selected features, such as improved CTE matching with the device to be cooled, bondability, machinability to precise tolerances, etc.
  • the application specific shape of the heat-dissipating stud might be formed before or after it is attached to the heat-dissipating substrate.
  • the heat-dissipating stud may be attached to the device to be cooled before or after it is attached to the heat-dissipating substrate.
  • FIGS. 7-8 illustrate an integrated circuit device 744 being cooled, the present invention is just as applicable to printed circuit boards, multi-chip modules, prepackaged devices, etc. without deviating from the basic concepts of the present invention.
  • Embodiments one-four are also applicable in a situation in which the heat-dissipating substrate may be utilized to cool more than one integrated circuit, die, printed circuit assembly or components in a multi-chip module.
  • more than one electronic component in an assembly may utilize a single heat-dissipating substrate with different heat-dissipating studs being interposed between each electronic component to be cooled and the heat-dissipating substrate.
  • FIG. 9 shows a heat-dissipating apparatus according to a fifth embodiment of the present invention, in which a first heat-dissipating stud 920 and a second heat-dissipating stud 930 are attached to a heat-dissipating substrate 910 .
  • Heat-dissipating studs 920 and 930 are selected or formed from similar or different materials for specific desired features, such as CTE matching with first and second die or electronic assemblies (not shown), as taught herein with respect to FIGS. 1-8.
  • heat-dissipating apparatus 900 may be manufactured by selecting from various generic substrates of varying sizes, shapes and materials or forming a substrate 910 from a specific heat-dissipating material selected for application specific features as taught with respect to FIGS. 1-8 ( 1010 ).
  • Heat-dissipating studs 920 and 930 may be formed of similar or different materials, selected for applications specifically desired features as taught herein with respect to FIGS. 1-8 and attached to substrate 910 ( 1020 and 1040 ).
  • Electronic components (not shown in FIG. 9) are attached to heat-dissipating studs 920 and 930 . These steps may be formed in any order and any or all of the substrate 910 or studs 920 and 930 may be generic components on hand and selected and assembled for a specific application or custom fabricated to a specific application.
  • studs 920 and 930 might be formed by similar or different methods and of similar or different materials, depending on the specific desired features or requirements of the electronic component to be attached to each stud.
  • heat-dissipating studs may be attached on both the top and the bottom surface of the heat-dissipating substrate, limited only by proximity, heat-dissipation requirements, size, weight and other devices in an assembly with heat dissipation requirements.
  • FIG. 11 illustrates an electronic assembly 1141 comprising an electrical interconnect support structure 1142 made of one or more layers of dielectric material such as polyamide or other polymer dielectric or epoxy materials.
  • the support structure 1142 is attached to a heat-dissipating substrate 1143 made of a heat-dissipating material chosen for application specific qualities and features as described herein with respect to FIGS. 1-8.
  • Heat-dissipating studs 1145 and 1155 may be manufactured separately from heat-dissipating substrate 1143 and attached to heat-dissipating substrate 1143 by brazing, resistance welding, ultrasonic welding, pressing, i.e., cold fusion under high pressure, soldering, adhesive bonding, press fit, screws, rivets, diffusion bonding or by and adhesion layer (not shown) of thermally conductive adhesive material or other thin adhesion material of a thickness to be determined by thermal performance requirements.
  • a series of wire-bonds 1147 connect contact points on the die 1144 and 1154 to metalization layer or layers 1148 patterned on the surface or within the body of support structure 1142 .
  • the metalization connects to a plurality of leads 1150 extending from the electronic assembly or multi-chip module 1141 .
  • Heat-dissipating substrate 1143 may be sized/shaped such it may form part of an encapsulation structure for the electronic assembly (not shown).
  • the heat dissipating substrate 1143 may be selected from various generic materials, sizes and shapes, selected for its thermal conductivity, low mass, environmental resistance, price, etc.
  • the materials used for the support structure 1142 may be selected to have intermediate CTEs between the heat-dissipating substrate 1143 and the metalization layer 1148 .
  • the heat-dissipating studs 1145 and 1155 may be selected from various materials to provide an intermediate CTE between the heat-dissipating substrate 1143 and the die 1144 and 1154 , along with other desired application specific features such as customizing of CTE matching to die, sizing, environment resistance, price, mass, machinability, etc.
  • Substrate 1210 may be a planar substrate of an efficient thermally conductive material, a heat sink with fans or a substantially planar heat pipe.
  • There may also be a heat-dissipating stud 1245 , which may be made of a heat-dissipating layer 1230 have relatively good CTE matching with the electronic component or die to be attached thereto.
  • the heat-dissipating stud 1245 may also include an intermediate layer 1220 , which may be selected to provide a CTE that is between the CTE of layer 1230 and that of the heat-dissipating substrate 1210 .
  • the stud 1245 may be made of two or more layers with gradually stepped CTEs between that of the substrate 1210 and the CTE of the device to be cooled in order to decrease joint stresses due to CTE mismatches.
  • This embodiment may also be used in an assembly in which a single heat-dissipating substrate or heat pipe is used to cool more than one electronic device, component, multi-chip module, or similar assembly.
  • the intermediate layer 1220 and the heat-dissipating layer 1230 may be formed and attached to each other and substrate 1210 and the electronic component to be cooled by any method as discussed above with respect to FIGS. 1-6.
  • stud 1245 may be made of more than two layers to provide more gradual CTE stepping between the heat-dissipating substrate 1210 and the device to be cooled in cases with large differences or where required to minimize mechanical stresses due to thermal cycling.
  • FIG. 13 illustrates a cross-sectional view of an electronic assembly 1341 comprising an electrical interconnect support structure 1342 made of one or more layers of dielectric material such as polyamide or other polymer dielectric or epoxy materials.
  • the support structure 1342 is attached to a heat-dissipating substrate 1343 .
  • Heat-dissipating substrate 1343 may be chosen for application specific qualities and features as described herein with respect to FIGS. 1-12, specifically, it may comprise any known heat sink material, a heat sink with fins, or a heat pipe structure made of any known heat-dissipating materials and means.
  • Heat-dissipating substrate 1343 may, depending on the application be a generic, off the shelf component selected for application specific qualities, such as, by way of example only, thermal conductivity, low mass, price, environmental resistance, bondability, etc.
  • Heat-dissipating studs 1345 and 1355 may be manufactured separately from heat-dissipating substrate 1343 and attached to heat-dissipating substrate 1343 by brazing, resistance welding, ultrasonic welding, pressing, soldering, adhesive bonding, press fit, screws, rivets, diffusion bonding, cold fusion under high pressure or by an adhesion layer (not shown) of thermally conductive adhesive material or other thin adhesion material of a thickness to be determined by thermal performance requirements.
  • a series of wire-bonds 1347 connect contact points on the die 1344 and 1354 to metalization layer or layers 1348 patterned on the surface or within the body of support structure 1342 .
  • the metalization connects to a plurality of leads 1350 extending from the electronic assembly or multi-chip module 1341 .
  • Heat dissipating substrate 1342 may form part of an encapsulation structure (not shown) for the electronic assembly.
  • Studs 1345 and 1355 may be made of a layer 1330 and 1335 , respectively to provide relative CTE matching with the devices 1344 and 1354 , respectively.
  • studs 1345 and 1355 may include an intermediate layer 1320 and 1325 , respectively, which may provide further gradual stepping between the CTE of the substrate 1343 and the CTE of layers 1330 and 1335 , in order to decrease mechanical stresses on the assembly during thermal cycling.
  • Studs 1345 and 1355 may be formed of any of the techniques described with reference to FIGS. 1-6. Specifically, studs 1345 and 1355 may be formed by any of the methods with respect to FIGS. 1-6.
  • the layers of the studs may be formed and attached to the substrate separately and of differing layers or simultaneously and of the same layers, depending on the specific CTE matching requirements of each of the components 1344 and 1354 .
  • substrate 1343 may be manufactured and an initial CTE intermediate layer formed thereon.
  • the intermediate layers of the stud may be formed by chemical etch, laser cutting, or other known means and then the CTE matching layers 1330 and 1335 between the intermediate layers may be formed and attached of similar or different material, depending on the CTE matching requirements of the specific application.
  • the heat-dissipating substrate 1343 may be selected for its thermal conductivity, low mass, environmental resistance, price, etc. from various generic materials, sizes and shapes.
  • the support layer 1342 may be a two-layer structure (not shown) similar to the studs 1345 and 1355 .
  • the layer adjacent to the substrate 1343 may be of the same material and formed during the same process as the intermediate layers 1320 and 1325 of studs 1345 and 1355 . This layer may be formed into the bottom layer 1320 and 1330 of studs 1345 and 1355 and the bottom layer of support structure 1342 by chemical etch or other similar means.
  • top layers 1330 and 1335 of studs 1345 and 1355 may be formed and attached to the intermediate layers 1320 and 1325 and the dielectric material may be formed and attached to created support structure 1342 . It should be noted that these steps might be performed in a different order to optimize process and assembly efficiencies.
  • the generic heat-dissipating substrate may also be a heat-dissipating substrate with fins or other common heat-dissipating physical features.

Abstract

An application specific heat sink assembly for dissipating heat from one or more electronic components is presented with a heat-dissipating substrate selected for one or more of its size, shape, mass, cost, thermal conductivity, or environmental resistance properties; and one or more heat-dissipating studs. Each heat-dissipating stud may be attached to the heat-dissipating substrate such that an electronic component may be attached to each heat-dissipating stud with the heat-dissipating stud providing CTE transition between the heat-dissipating substrate and the electronic component to be cooled. At least one of the heat-dissipating studs may have an upper layer with a CTE similar to the electronic component's CTE and one or more intermediate layers between the upper layer and the heat-dissipating substrate to provide CTE stepping between the CTE of the heat-dissipating substrate and the CTE of the upper layer of the heat-dissipating stud.

Description

    BACKGROUND OF THE INVENTION
  • Electronic components, such as integrated circuits or printed circuit boards, are becoming more and more common in various devices. For example, central processing units, interface, graphics and memory circuits typically comprise several integrated circuits. During normal operations, many electronic components, such as integrated circuits, generate significant amounts of heat. If the heat generated during the operation of these and other devices is not removed, the electronic components or other devices near them,may overheat, resulting in damage to the components or degradation of component performance. [0001]
  • In order to avoid such problems caused by over heating, heat sinks or other heat-dissipating devices are often used with electronic components to dissipate heat. One must balance the heat-dissipating requirements of a heat sink with other factors. Heat sinks may crack, damage or separate from the electronic components they are attached to if the heat sink has a coefficient of thermal expansion significantly different from the electronic component. Also, many heat sink materials are relatively heavy. If the electronic component the heat sink is attached to is subjected to vibration or impact, the weight of the heat sink attached to the electronic component may crack, damage or cause the heat sink to separate from the electronic component to which it is attached. [0002]
  • Frequently, more than one electronic component on a printed circuit board, multi-chip module or electronic system requires heat dissipation. It would be advantageous for more than one component to be able to utilize a single heat-dissipating device, in order to optimize system cost, weight, size, and other features. However, different die on a printed circuit assembly or within a multi-chip module may have different coefficients of thermal expansion or heat dissipating requirements. It would be advantageous to provide a heat-dissipating device that is capable of accommodating various different requirements to more than one device requiring heat-dissipation. [0003]
  • Frequently in microelectronics and microwave electronic components, there is an increased heat-dissipating need that can be readily met with the use of a heat pipe, which can provide thermal conduction capabilities of 10-30 times or more than that of a planar heat sink device. However, such a structure may create excessive mechanical stresses due to large CTE mismatching with the die, multi-chip modules, printed circuit assemblies or other components they are used to cool. Accordingly, there is a need in the industry for more effective CTE matching or stepping between heat sink and heat pipe devices with good thermal conductivity and the components being cooled. [0004]
  • Some materials provide good thermal conductivity, but are difficult to shape, expensive, heavy or have other less desirable features to a particular heat-dissipating situation. Accordingly, there exists a need in the industry for the ability to optimize heat dissipation, weight, cost, machinability and other features of heat-dissipating devices and to provide a single heat-dissipating device to more than one die or component in an electronic assembly. [0005]
    • SUMMARY OF THE INVENTION
  • An apparatus and method for optimizing heat dissipation, CTE matching, weight, cost, machinability or other features of a heat dissipation device. [0006]
  • An application specific heat sink assembly for dissipating heat from one or more electronic components is presented with a heat-dissipating substrate selected for one or more of its size, shape, mass, cost, thermal conductivity properties, environmental resistance; and one or more heat-dissipating studs. Each heat-dissipating stud may be attached to the heat-dissipating substrate such that an electronic component may be attached to each heat-dissipating stud with the heat-dissipating stud providing CTE transition between the heat-dissipating substrate and the electronic component to be cooled. At least one of the heat-dissipating studs may have an upper layer with a CTE similar to the electronic component's CTE and an intermediate layer between the upper layer and the heat-dissipating substrate with a CTE between that of the heat-dissipating substrate and the CTE of the upper layer of the heat-dissipating stud. [0007]
  • A method for manufacturing an application specific heat sink device for dissipating heat from one or more electronic components, which may include selecting or forming a heat-dissipating substrate or heat pipe; forming one or more heat-dissipating studs, such that each of the heat-dissipating studs may be shaped and sized to mate with an electronic device to be cooled; and attaching each of the heat-dissipating studs to the substrate. An electronic device to be cooled may be attached to each heat-dissipating stud. The heat-dissipating studs may be formed of more than one layer of material, in order to provide CTE step matching between the heat-dissipating substrate or heat pipe and the electronic component to be cooled. [0008]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • A more complete appreciation of this invention, and many of the attendant advantages thereof, will be readily apparent as the same becomes better understood by reference to the following detailed description when considered in conjunction with the accompanying drawings in which like reference symbols indicate the same or similar components, wherein: [0009]
  • FIG. 1 illustrates a first embodiment of a heat-dissipating device in accordance with the present invention; [0010]
  • FIG. 2 illustrates a second embodiment of a heat-dissipating device in accordance with the present invention; [0011]
  • FIG. 3 illustrates a third embodiment of a heat-dissipating device in accordance with the present invention; [0012]
  • FIG. 4 illustrates a flow chart for manufacturing a heat-dissipating device in accordance with the first embodiment of the present invention; [0013]
  • FIG. 5 illustrates a flow chart for manufacturing a heat-dissipating device in accordance with the second embodiment of the present invention; [0014]
  • FIG. 6 illustrates a flow chart for manufacturing a heat-dissipating device in accordance with the third embodiment of the present invention; [0015]
  • FIG. 7 illustrates a top plan view of an integrated circuit device package according to a fourth embodiment of the invention prior to encapsulation; [0016]
  • FIG. 8 illustrates a cross-sectional view of the integrated circuit device of FIG. 7 taken along line [0017] 8-8;
  • FIG. 9 illustrates a fifth embodiment of a heat-dissipating device for dissipating heat from more than one component in accordance with the present invention; [0018]
  • FIG. 10 illustrates a flow chart for manufacturing a heat-dissipating device in accordance with the fifth and sixth embodiments of the present invention; [0019]
  • FIG. 11 illustrates a cross-sectional view of more than one integrated circuit attached to a heat-dissipating device prior to encapsulation in accordance with a sixth embodiment of the present invention; [0020]
  • FIG. 12 illustrates a seventh embodiment of a heat-dissipating device for dissipating heat from a component in accordance with the invention; [0021]
  • FIG. 13 illustrates a cross-sectional view of more than one integrated circuit attached to a heat-dissipating device prior to encapsulation in accordance with a eighth embodiment of the present invention; and [0022]
  • FIG. 14 illustrates a flow chart for manufacturing a heat-dissipating device in accordance with the eighth embodiment of the present invention. [0023]
    • DETAILED DESCRIPTION
  • As shown in the drawings for purposes of illustration, the present invention relates to techniques for providing a heat-dissipating device in which the various features of the device, e.g. thermal conductivity, precise tolerances, CTE matching with the part to be cooled, environmental resistance, low mass, good bondability, cost, machinability, etc., may be selectively optimized. Optimizing various features of a heat sink device may be accomplished with a heat sink of more than one material, creating an application specific heat sink structure capable of meeting different requirements in different locations more readily than a monolithic heat sink structure. [0024]
  • Turning now to the drawings, FIG. 1 illustrates a heat dissipation device according to a first embodiment of the present invention. A [0025] heat dissipation substrate 110 is provided. The heat dissipation substrate 110 may be selected from any known heat sink material, alloy or combination thereof, such as Aluminum Silicon Carbide, Copper, Aluminum, carbon/metal composite, ceramic or other known heat sink material. By way of example only, AlSiC may be selected for its heat conducting qualities and low weight. A heat-dissipating stud 120 may be formed by stamping, machining, etching or laser cutting from any known heat sink material, alloy or combination thereof, such as copper, tungsten, molybdenum, aluminum, copper/molybdenum/copper or other known heat sink material.
  • [0026] Heat stud 120 may be selected in order to have a CTE (coefficient of thermal expansion) that is relatively close to the device (integrated circuit chip, integrated circuit package, integrated circuit module, printed circuit board, etc.) to which it is to be attached. As shown in the flow chart in FIG. 4, the heat dissipation stud 120 may be attached to the surface 180 of the heat dissipation substrate 110 a predetermined location 130 by any known means of attachment, such as brazing, soldering, adhesive bonding, press fit, screws, rivets, welding, cold diffusion under high pressure, diffusion bonding, or a thermally conductive metallic adhesive. The heat-dissipating stud 120 is precisely shaped by means of machining, stamping, etching or laser cutting and attached to the heat dissipation substrate 110 at a predetermined location 130.
  • As the application specific heat sink of the present invention is versatile, various heat-[0027] dissipating substrates 110 of various materials and sizes may be kept on hand. Various heat-dissipating studs 120 of various materials and sizes may be kept on hand. Thus, the manufacturer of the device to be cooled (one exemplary embodiment shown in FIGS. 7-8) may select the substrate 110 and stud 120 for a particular heat-dissipating application by feature requirements, cost, low mass, good thermal conductivity, precise tolerances, etc. In such a case, as shown in FIG. 4, the manufacturer may select 410 the substrate 110, select the stud 120 and select an appropriate attachment method 420 as required by the particular application in order to optimize the heat sink features to the application, while minimizing heat sink costs. The device to be cooled may be attached to the stud 420. It should be noted, that the stud 120 might be attached to the device to be cooled before the stud 120 is attached to the substrate 110.
  • Alternatively, the manufacturer may keep various heat-[0028] dissipating substrates 110 of varying materials and sizes on hand or order from a supplier. Once the heat-dissipating substrate 110 is selected 410 for a particular application, a customized heat-dissipating stud 120 may be fabricated to specific size, thermal conductivity requirements, etc. After the stud 120 is manufactured, it may be attached 420 by any attachment method appropriate to the application. This embodiment may permit the substrate 110 to be of a material, alloy, or composite that is not readily machinable, but has other desirable heat sink features, such as good thermal conductivity, inexpensive, low mass, etc, while the stud 120 may provide other features, such as improved CTE matching with the device to be cooled, more precise machinability for sizing to match the device to be cooled, etc. The studs may also be used to obtain relative CTE matching with each respective die. It should be noted that precise CTE matching is not usually required, it is sufficient to have relatively close CTE's, as disclosed in U.S. Pat. No. 5,886,407, Polese et al., which is hereby incorporated in this Specification by reference.
  • FIG. 2 shows a heat-dissipating device according to a second embodiment of the present invention. In FIG. 2, a heat-dissipating [0029] substrate 210 is provided with an alignment cavity 230 for aligning and attaching a heat-dissipating stud 220. The heat-dissipating substrate 210 may be formed by any known method, such as, machining or stamping. The cavity 230 may be formed in substrate 210 by machining or coining/stamping. As shown in the flow chart of FIG. 5, once the substrate is selected 510, the stud 220 may be attached 520 in the alignment cavity 230 by means of brazing, soldering, adhesive bonding, diffusion bonding, cold diffusion under high pressure, a thermally conductive metallic adhesive or other known attachment means. The device to be cooled (not shown) may be attached 530 to the stud 220 by means of any standard die attach method, including epoxy or eutectic die attach. This embodiment may provide for more precise alignment of the stud 220 on the substrate 210.
  • FIG. 3 shows a heat-dissipating device according to a third embodiment of the present invention. In FIG. 3, a heat-dissipating [0030] substrate 310 is provided of a predetermined size and material, metal, alloy or composite for precise requirements of a particular heat-dissipating application. As shown in FIG. 6, after the substrate is selected 610, a layer 390 of a material selected to form a heat-dissipating stud 320 is attached 620 by any known attachment means, such as brazing, soldering, adhesive bonding, diffusion bonding, vacuum hot pressing, etc. After the layer 390 is attached, a stud 320 of a predetermined size for mating with the device to be cooled is formed 630 by machining, laser cutting, chemical etching, or other known process at a predetermined location 330 on a top surface of layer 390. After the heat-dissipating stud 320 is formed in layer 390, the device to be cooled may be attached 640. The heat-dissipating stud is shaped to fit the electronic device to be cooled.
  • An application of the above-described heat-dissipating assembly elements in an integrated circuit device-cooling situation will now be described with reference to FIGS. 7 and 8. The [0031] integrated circuit device 741 comprises an electrical interconnect support structure 742 made of one or more layers of relatively inexpensive dielectric material such as polyamide or other polymer dielectrics, or epoxy materials having a relatively high CTE. The support structure 742 supports a heat-dissipating substrate 743 chosen for application specific qualities as described previously with respect to substrates 110, 210, and 310 and FIGS. 1-8.
  • A heat-dissipating [0032] stud 745 rising from the upper surface 746 of the heat-dissipating substrate 743 supports a microchip or die 744. The heat-dissipating stud 745 is manufactured separately from the heat-dissipating substrate 743 and then attached to the heat-dissipating substrate 743 by brazing, resistance welding, ultrasonic welding, pressing, i.e., cold fusion under high pressure, soldering, adhesive bonding, press fit, screws, rivets, diffusion bonding, or with use of an adhesion layer 751 of thermally conductive adhesive material or other thin adhesion material of a thickness to be determined by thermal performance requirements. A series of wire-bonds 747 connect contact points on the die 744 to metalization 748 patterned onto the surface 749 or within the body of support structure 742. The metalization connects to a plurality of leads 750 extending outward from the integrated circuit device 741. Heat-dissipating substrate 743 may be sized/shaped such that it may form part of the encapsulation structure, not shown.
  • It should be noted that in order to reduce heat-dissipating expenses in integrated circuit devices, the heat-dissipating [0033] substrate 743 may be selected from various generic materials, sizes and shapes, selected for it heat-dissipating qualities, low mass, environmental conditions resistance, price, etc. In order to distribute and reduce the mechanical stress at the junction of the various components of the device, the materials used for the support structure 742 are selected to have intermediate CTE's between the heat-dissipating substrate 743 and the metalization 748. The heat-dissipating stud 745 is selected from various materials to provide an intermediate CTE between the heat-dissipating substrate 743 and the integrated circuit die 744, along with other desired application specific features such as customizing of CTE matching to die, sizing, environment resistance, price, mass, etc.
  • The present invention may permit an end user to precisely select various features of a heat sink device to a particular application. The main body of the heat sink, or the substrate, may be of a generic size, shape and material to optimize selected features of the heat sink, such as thermal conductivity, low mass, inexpensive material, inexpensive manufacturing processes, environmental resistance, bondability, etc. While the interface surface, or slug, may be selected of a material, size and shape or made customized to the particular application, in order to optimize selected features, such as improved CTE matching with the device to be cooled, bondability, machinability to precise tolerances, etc. [0034]
  • It should be noted that the application specific shape of the heat-dissipating stud might be formed before or after it is attached to the heat-dissipating substrate. Also, the heat-dissipating stud may be attached to the device to be cooled before or after it is attached to the heat-dissipating substrate. Also, although FIGS. 7-8 illustrate an [0035] integrated circuit device 744 being cooled, the present invention is just as applicable to printed circuit boards, multi-chip modules, prepackaged devices, etc. without deviating from the basic concepts of the present invention.
  • Embodiments one-four are also applicable in a situation in which the heat-dissipating substrate may be utilized to cool more than one integrated circuit, die, printed circuit assembly or components in a multi-chip module. Basically, more than one electronic component in an assembly may utilize a single heat-dissipating substrate with different heat-dissipating studs being interposed between each electronic component to be cooled and the heat-dissipating substrate. [0036]
  • By way of exemplary illustration only, FIG. 9 shows a heat-dissipating apparatus according to a fifth embodiment of the present invention, in which a first heat-dissipating [0037] stud 920 and a second heat-dissipating stud 930 are attached to a heat-dissipating substrate 910. Heat-dissipating studs 920 and 930 are selected or formed from similar or different materials for specific desired features, such as CTE matching with first and second die or electronic assemblies (not shown), as taught herein with respect to FIGS. 1-8.
  • As shown in FIG. 10, heat-dissipating [0038] apparatus 900 may be manufactured by selecting from various generic substrates of varying sizes, shapes and materials or forming a substrate 910 from a specific heat-dissipating material selected for application specific features as taught with respect to FIGS. 1-8 (1010). Heat-dissipating studs 920 and 930 may be formed of similar or different materials, selected for applications specifically desired features as taught herein with respect to FIGS. 1-8 and attached to substrate 910 (1020 and 1040). Electronic components (not shown in FIG. 9) are attached to heat-dissipating studs 920 and 930. These steps may be formed in any order and any or all of the substrate 910 or studs 920 and 930 may be generic components on hand and selected and assembled for a specific application or custom fabricated to a specific application.
  • It should be noted that [0039] studs 920 and 930 might be formed by similar or different methods and of similar or different materials, depending on the specific desired features or requirements of the electronic component to be attached to each stud. There may be more than two heat-dissipating studs attached between the heat-dissipating substrate 910 and individual heat-generating devices or areas of an integrated circuit or multi-chip module. Also, heat-dissipating studs may be attached on both the top and the bottom surface of the heat-dissipating substrate, limited only by proximity, heat-dissipation requirements, size, weight and other devices in an assembly with heat dissipation requirements.
  • FIG. 11 illustrates an [0040] electronic assembly 1141 comprising an electrical interconnect support structure 1142 made of one or more layers of dielectric material such as polyamide or other polymer dielectric or epoxy materials. The support structure 1142 is attached to a heat-dissipating substrate 1143 made of a heat-dissipating material chosen for application specific qualities and features as described herein with respect to FIGS. 1-8.
  • Two or more microchips or die [0041] 1144 and 1154 are supported by heat-dissipating studs 1145 and 1155, respectively, rising from the upper surface of heat-dissipating substrate 1143. Heat-dissipating studs 1145 and 1155 may be manufactured separately from heat-dissipating substrate 1143 and attached to heat-dissipating substrate 1143 by brazing, resistance welding, ultrasonic welding, pressing, i.e., cold fusion under high pressure, soldering, adhesive bonding, press fit, screws, rivets, diffusion bonding or by and adhesion layer (not shown) of thermally conductive adhesive material or other thin adhesion material of a thickness to be determined by thermal performance requirements. A series of wire-bonds 1147 connect contact points on the die 1144 and 1154 to metalization layer or layers 1148 patterned on the surface or within the body of support structure 1142. The metalization connects to a plurality of leads 1150 extending from the electronic assembly or multi-chip module 1141. Heat-dissipating substrate 1143 may be sized/shaped such it may form part of an encapsulation structure for the electronic assembly (not shown).
  • In order to reduce the cost of the electronic assembly or [0042] multi-chip module 1141, the heat dissipating substrate 1143 may be selected from various generic materials, sizes and shapes, selected for its thermal conductivity, low mass, environmental resistance, price, etc. In order to distribute and reduce the mechanical stress at the junction of the various components of the assembly, the materials used for the support structure 1142 may be selected to have intermediate CTEs between the heat-dissipating substrate 1143 and the metalization layer 1148. The heat-dissipating studs 1145 and 1155 may be selected from various materials to provide an intermediate CTE between the heat-dissipating substrate 1143 and the die 1144 and 1154, along with other desired application specific features such as customizing of CTE matching to die, sizing, environment resistance, price, mass, machinability, etc.
  • With reference now to FIG. 12, an efficient heat-dissipating [0043] substrate 1210 is shown. Substrate 1210 may be a planar substrate of an efficient thermally conductive material, a heat sink with fans or a substantially planar heat pipe. There may also be a heat-dissipating stud 1245, which may be made of a heat-dissipating layer 1230 have relatively good CTE matching with the electronic component or die to be attached thereto. The heat-dissipating stud 1245 may also include an intermediate layer 1220, which may be selected to provide a CTE that is between the CTE of layer 1230 and that of the heat-dissipating substrate 1210.
  • If the CTE of a heat-generating electronic component and the [0044] substrate 1210 are too different, the mismatch in CTEs may put excessive mechanical stresses on the assembly during thermal cycling. Therefore, the stud 1245 may be made of two or more layers with gradually stepped CTEs between that of the substrate 1210 and the CTE of the device to be cooled in order to decrease joint stresses due to CTE mismatches. This embodiment may also be used in an assembly in which a single heat-dissipating substrate or heat pipe is used to cool more than one electronic device, component, multi-chip module, or similar assembly. The intermediate layer 1220 and the heat-dissipating layer 1230 may be formed and attached to each other and substrate 1210 and the electronic component to be cooled by any method as discussed above with respect to FIGS. 1-6.
  • It should be noted that [0045] stud 1245 may be made of more than two layers to provide more gradual CTE stepping between the heat-dissipating substrate 1210 and the device to be cooled in cases with large differences or where required to minimize mechanical stresses due to thermal cycling.
  • FIG. 13 illustrates a cross-sectional view of an [0046] electronic assembly 1341 comprising an electrical interconnect support structure 1342 made of one or more layers of dielectric material such as polyamide or other polymer dielectric or epoxy materials. The support structure 1342 is attached to a heat-dissipating substrate 1343. Heat-dissipating substrate 1343 may be chosen for application specific qualities and features as described herein with respect to FIGS. 1-12, specifically, it may comprise any known heat sink material, a heat sink with fins, or a heat pipe structure made of any known heat-dissipating materials and means. Heat-dissipating substrate 1343 may, depending on the application be a generic, off the shelf component selected for application specific qualities, such as, by way of example only, thermal conductivity, low mass, price, environmental resistance, bondability, etc.
  • Two or more micro-chips or die [0047] 1344 and 1354 are supported by heat-dissipating studs 1345 and 1355, respectively, rising form the upper surface of heat-dissipating substrate 1343. Heat-dissipating studs 1345 and 1355 may be manufactured separately from heat-dissipating substrate 1343 and attached to heat-dissipating substrate 1343 by brazing, resistance welding, ultrasonic welding, pressing, soldering, adhesive bonding, press fit, screws, rivets, diffusion bonding, cold fusion under high pressure or by an adhesion layer (not shown) of thermally conductive adhesive material or other thin adhesion material of a thickness to be determined by thermal performance requirements.
  • A series of wire-[0048] bonds 1347 connect contact points on the die 1344 and 1354 to metalization layer or layers 1348 patterned on the surface or within the body of support structure 1342. The metalization connects to a plurality of leads 1350 extending from the electronic assembly or multi-chip module 1341. Heat dissipating substrate 1342 may form part of an encapsulation structure (not shown) for the electronic assembly.
  • [0049] Studs 1345 and 1355 may be made of a layer 1330 and 1335, respectively to provide relative CTE matching with the devices 1344 and 1354, respectively. Depending of the CTE difference between devices to be cooled, 1344 and 1354, and the heat-dissipating substrate 1342, studs 1345 and 1355 may include an intermediate layer 1320 and 1325, respectively, which may provide further gradual stepping between the CTE of the substrate 1343 and the CTE of layers 1330 and 1335, in order to decrease mechanical stresses on the assembly during thermal cycling. Studs 1345 and 1355 may be formed of any of the techniques described with reference to FIGS. 1-6. Specifically, studs 1345 and 1355 may be formed by any of the methods with respect to FIGS. 1-6.
  • The layers of the studs may be formed and attached to the substrate separately and of differing layers or simultaneously and of the same layers, depending on the specific CTE matching requirements of each of the [0050] components 1344 and 1354. Alternatively, substrate 1343 may be manufactured and an initial CTE intermediate layer formed thereon. When the application design and location of the various components 1344 and 1354 is determined, the intermediate layers of the stud may be formed by chemical etch, laser cutting, or other known means and then the CTE matching layers 1330 and 1335 between the intermediate layers may be formed and attached of similar or different material, depending on the CTE matching requirements of the specific application.
  • In order to reduce the cost of the [0051] electronic assembly 1341, the heat-dissipating substrate 1343 may be selected for its thermal conductivity, low mass, environmental resistance, price, etc. from various generic materials, sizes and shapes. In order to distribute and reduce mechanical stress at the junction of various components of the assembly, the support layer 1342 may be a two-layer structure (not shown) similar to the studs 1345 and 1355. The layer adjacent to the substrate 1343 may be of the same material and formed during the same process as the intermediate layers 1320 and 1325 of studs 1345 and 1355. This layer may be formed into the bottom layer 1320 and 1330 of studs 1345 and 1355 and the bottom layer of support structure 1342 by chemical etch or other similar means. Then the top layers 1330 and 1335 of studs 1345 and 1355 may be formed and attached to the intermediate layers 1320 and 1325 and the dielectric material may be formed and attached to created support structure 1342. It should be noted that these steps might be performed in a different order to optimize process and assembly efficiencies.
  • Although this preferred embodiment of the present invention has been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope of the invention, resulting in equivalent embodiments that remain within the scope of the appended claims. For example, the generic heat-dissipating substrate may also be a heat-dissipating substrate with fins or other common heat-dissipating physical features. [0052]

Claims (18)

What is claimed is:
1. An application specific heat sink assembly for dissipating heat from one or more electronic components, the application specific heat sink device comprising:
a heat-dissipating substrate selected for one or more of the following properties: size, shape, mass, cost, thermal conductivity, environmental resistance; and
one or more heat-dissipating studs; wherein each heat-dissipating stud is attached to the heat-dissipating substrate such that an electronic component may be attached to each heat-dissipating stud; wherein at least one heat-dissipating studs comprises an upper layer having a CTE similar to the electronic component's CTE and one or more intermediate layers between the upper layer and the heat-dissipating substrate; wherein the intermediate layer has a CTE between the CTE of the upper layer and the CTE of the heat-dissipating substrate.
2. The application specific heat sink assembly in accordance with claim 1, wherein the heat-dissipating substrate comprises Aluminum Silicon Carbide.
3. The application specific heat sink assembly in accordance with claim 1, wherein the heat-dissipating substrate comprises a carbon-metal alloy.
4. The application specific heat sink assembly in accordance with claim 1, wherein the heat-dissipating substrate comprises a ceramic.
5. The application specific heat sink assembly in accordance with claim 1, wherein the heat-dissipating substrate includes fins.
6. The application specific heat sink assembly in accordance with claim 1, wherein the heat-dissipating substrate comprises a heat pipe.
7. The application specific heat sink assembly in accordance with claim 1, wherein the heat-dissipating substrate comprises one or more cavities on a first surface, wherein at least one heat-dissipating stud is attached to the heat-dissipating substrate within the one or more cavities on the first surface of the heat-dissipating substrate, wherein the cavity provides an alignment means.
8. The application specific heat sink assembly in accordance with claim 1, wherein one or more of the each heat-dissipating studs is formed by forming a layer having a CTE close to the CTE of the heat dissipating substrate to a top surface of the heat-dissipating substrate and then forming one or more intermediate layers of one or more studs from the layer.
9. The application specific heat sink assembly in accordance with claim 8, wherein one or more of the heat-dissipating studs is formed by forming a layer on top of one or more of the intermediate layers; wherein the layer formed on the intermediate layer has a CTE similar to the CTE of the electronic component to be cooled.
10. An application specific heat sink device in accordance with claim 9, wherein one or more of the heat-dissipating studs is formed by machining, laser cutting or chemical etching.
11. A method for manufacturing an application specific heat sink assembly of providing heat dissipation for one or more electronic components having predetermined CTEs, comprising:
selecting a heat-dissipating substrate with a predetermined CTE;
forming one or more heat-dissipating studs, wherein each heat-dissipating stud is shaped and sized to mate with an electronic device to be cooled, wherein the one or more heat-dissipating studs comprises at least two layers of material, a first layer having a CTE close to the CTE of the electronic component to be cooled and a second layer with a CTE between the CTE of the heat-dissipating substrate and the CTE of the first layer; and
attaching the more than one heat-dissipating studs to predetermined locations on the heat-dissipating substrate, wherein the first layer of the heat-dissipating stud having the CTE close to the CTE of the heat-dissipating substrate is attached toward the heat-dissipating substrate.
12. The method in accordance with claim 11, wherein the heat-dissipating substrate comprises Aluminum Silicon Carbide.
13. The method in accordance with claim 11, wherein the heat-dissipating substrate is selected for one or more of the following qualities, thermal conductivity, environmental resistance, low mass, inexpensive price, or bondability.
14. The method in accordance with claim 11, further comprising the step of forming one or more cavities in a top surface of the heat-dissipating substrate; wherein one or more heat-dissipating studs is attached within the one or more cavities formed on the heat-dissipating substrate.
15. The method in accordance with claim 11, wherein the heat-dissipating substrate comprises a heat pipe.
16. The method in accordance with claim 15, further comprising the step of forming one or more cavities in a top surface of the heat-dissipating substrate; wherein one or more heat-dissipating studs is attached within the one or more cavities formed on the heat-dissipating substrate.
17. The method in accordance with claim 11, wherein the heat-dissipating substrate includes fins.
18. The method in accordance with claim 17, further comprising the step of forming one or more cavities in a top surface of the heat-dissipating substrate; wherein one or more heat-dissipating studs is attached within the one or more cavities formed on the heat-dissipating substrate.
US10/427,656 2003-04-30 2003-04-30 CTE matched application specific heat sink assembly Abandoned US20040216864A1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US10/427,656 US20040216864A1 (en) 2003-04-30 2003-04-30 CTE matched application specific heat sink assembly
DE10360966A DE10360966A1 (en) 2003-04-30 2003-12-23 CTE-adapted, application-specific heat sink arrangement
CNA2004100004189A CN1542953A (en) 2003-04-30 2004-01-18 CTE matched application specific heat sink assembly
GB0406233A GB2401481B (en) 2003-04-30 2004-03-19 Heat sink
JP2004135317A JP2004336047A (en) 2003-04-30 2004-04-30 Heat sink assembly for specific application

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/427,656 US20040216864A1 (en) 2003-04-30 2003-04-30 CTE matched application specific heat sink assembly

Publications (1)

Publication Number Publication Date
US20040216864A1 true US20040216864A1 (en) 2004-11-04

Family

ID=32176772

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/427,656 Abandoned US20040216864A1 (en) 2003-04-30 2003-04-30 CTE matched application specific heat sink assembly

Country Status (5)

Country Link
US (1) US20040216864A1 (en)
JP (1) JP2004336047A (en)
CN (1) CN1542953A (en)
DE (1) DE10360966A1 (en)
GB (1) GB2401481B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9559047B2 (en) 2012-10-18 2017-01-31 Infineon Technologies Austria Ag Passive component as thermal capacitance and heat sink

Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4069498A (en) * 1976-11-03 1978-01-17 International Business Machines Corporation Studded heat exchanger for integrated circuit package
US4415025A (en) * 1981-08-10 1983-11-15 International Business Machines Corporation Thermal conduction element for semiconductor devices
US4788627A (en) * 1986-06-06 1988-11-29 Tektronix, Inc. Heat sink device using composite metal alloy
US5409865A (en) * 1993-09-03 1995-04-25 Advanced Semiconductor Assembly Technology Process for assembling a TAB grid array package for an integrated circuit
US5587882A (en) * 1995-08-30 1996-12-24 Hewlett-Packard Company Thermal interface for a heat sink and a plurality of integrated circuits mounted on a substrate
US5623394A (en) * 1994-12-05 1997-04-22 International Business Machines Corporation Apparatus for cooling of chips using a plurality of customized thermally conductive materials
US5751552A (en) * 1995-05-30 1998-05-12 Motorola, Inc. Semiconductor device balancing thermal expansion coefficient mismatch
US5886407A (en) * 1993-04-14 1999-03-23 Frank J. Polese Heat-dissipating package for microcircuit devices
US5972737A (en) * 1993-04-14 1999-10-26 Frank J. Polese Heat-dissipating package for microcircuit devices and process for manufacture
US6108205A (en) * 1996-10-21 2000-08-22 Telefonaktiebolaget Lm Ericsson Means and method for mounting electronics
US6175497B1 (en) * 1998-09-30 2001-01-16 World Wiser Electronics Inc. Thermal vias-provided cavity-down IC package structure
US6212074B1 (en) * 2000-01-31 2001-04-03 Sun Microsystems, Inc. Apparatus for dissipating heat from a circuit board having a multilevel surface
US6214647B1 (en) * 1998-09-23 2001-04-10 International Business Machines Corporation Method for bonding heatsink to multiple-height chip
US6282095B1 (en) * 1999-02-02 2001-08-28 Compaq Computer Corporation Method and system for controlling radio frequency radiation in microelectronic packages using heat dissipation structures
US6333551B1 (en) * 2000-09-07 2001-12-25 International Business Machines Corporation Surface profiling in electronic packages for reducing thermally induced interfacial stresses
US20020141155A1 (en) * 1999-10-28 2002-10-03 P1 Diamond, Inc., A California Corporation Thermal management components
US6462410B1 (en) * 2000-08-17 2002-10-08 Sun Microsystems Inc Integrated circuit component temperature gradient reducer
US20020185726A1 (en) * 2001-06-06 2002-12-12 North Mark T. Heat pipe thermal management of high potential electronic chip packages
US6734552B2 (en) * 2001-07-11 2004-05-11 Asat Limited Enhanced thermal dissipation integrated circuit package

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61240665A (en) * 1985-04-17 1986-10-25 Sanyo Electric Co Ltd Semiconductor device
JPS63296361A (en) * 1987-05-28 1988-12-02 Hitachi Cable Ltd Semiconductor device
JPH08111481A (en) * 1994-10-12 1996-04-30 Tokyo Tungsten Co Ltd Heat sink for semiconductor
JP2001085580A (en) * 1999-09-14 2001-03-30 Sumitomo Metal Electronics Devices Inc Substrate for semiconductor module and production thereof

Patent Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4069498A (en) * 1976-11-03 1978-01-17 International Business Machines Corporation Studded heat exchanger for integrated circuit package
US4415025A (en) * 1981-08-10 1983-11-15 International Business Machines Corporation Thermal conduction element for semiconductor devices
US4788627A (en) * 1986-06-06 1988-11-29 Tektronix, Inc. Heat sink device using composite metal alloy
US5972737A (en) * 1993-04-14 1999-10-26 Frank J. Polese Heat-dissipating package for microcircuit devices and process for manufacture
US5886407A (en) * 1993-04-14 1999-03-23 Frank J. Polese Heat-dissipating package for microcircuit devices
US5409865A (en) * 1993-09-03 1995-04-25 Advanced Semiconductor Assembly Technology Process for assembling a TAB grid array package for an integrated circuit
US5623394A (en) * 1994-12-05 1997-04-22 International Business Machines Corporation Apparatus for cooling of chips using a plurality of customized thermally conductive materials
US5751552A (en) * 1995-05-30 1998-05-12 Motorola, Inc. Semiconductor device balancing thermal expansion coefficient mismatch
US5587882A (en) * 1995-08-30 1996-12-24 Hewlett-Packard Company Thermal interface for a heat sink and a plurality of integrated circuits mounted on a substrate
US6108205A (en) * 1996-10-21 2000-08-22 Telefonaktiebolaget Lm Ericsson Means and method for mounting electronics
US6214647B1 (en) * 1998-09-23 2001-04-10 International Business Machines Corporation Method for bonding heatsink to multiple-height chip
US6175497B1 (en) * 1998-09-30 2001-01-16 World Wiser Electronics Inc. Thermal vias-provided cavity-down IC package structure
US6282095B1 (en) * 1999-02-02 2001-08-28 Compaq Computer Corporation Method and system for controlling radio frequency radiation in microelectronic packages using heat dissipation structures
US20020141155A1 (en) * 1999-10-28 2002-10-03 P1 Diamond, Inc., A California Corporation Thermal management components
US6212074B1 (en) * 2000-01-31 2001-04-03 Sun Microsystems, Inc. Apparatus for dissipating heat from a circuit board having a multilevel surface
US6462410B1 (en) * 2000-08-17 2002-10-08 Sun Microsystems Inc Integrated circuit component temperature gradient reducer
US6333551B1 (en) * 2000-09-07 2001-12-25 International Business Machines Corporation Surface profiling in electronic packages for reducing thermally induced interfacial stresses
US20020185726A1 (en) * 2001-06-06 2002-12-12 North Mark T. Heat pipe thermal management of high potential electronic chip packages
US6734552B2 (en) * 2001-07-11 2004-05-11 Asat Limited Enhanced thermal dissipation integrated circuit package

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9559047B2 (en) 2012-10-18 2017-01-31 Infineon Technologies Austria Ag Passive component as thermal capacitance and heat sink

Also Published As

Publication number Publication date
JP2004336047A (en) 2004-11-25
CN1542953A (en) 2004-11-03
DE10360966A1 (en) 2004-11-25
GB0406233D0 (en) 2004-04-21
GB2401481B (en) 2006-07-12
GB2401481A (en) 2004-11-10

Similar Documents

Publication Publication Date Title
US10186477B2 (en) Power overlay structure and method of making same
EP2779230B1 (en) Power overlay structure and method of making same
US8391011B2 (en) Cooling device
US6191478B1 (en) Demountable heat spreader and high reliability flip chip package assembly
CN100359676C (en) Heat spreader with down set leg attachment feature
US20080296756A1 (en) Heat spreader compositions and materials, integrated circuitry, methods of production and uses thereof
EP1610381B1 (en) Electronic package employing segmented connector and solder joint
US20100019361A1 (en) Multi Lead Frame Power Package
US20050180111A1 (en) Low thermal stress composite heat sink assembly
JP2005191502A (en) Electronic part cooling device
US20040226688A1 (en) Application specific apparatus for dissipating heat from multiple electronic components
US20070295482A1 (en) Heat spreader for use in conjunction with a semiconducting device and method of manufacturing same
US20070147005A1 (en) Heat sink board and manufacturing method thereof
US20040218363A1 (en) Application specific heat-dissipating apparatus that provides electrical isolation for components
US7645641B2 (en) Cooling device with a preformed compliant interface
JP3669980B2 (en) MODULE STRUCTURE MANUFACTURING METHOD, CIRCUIT BOARD FIXING METHOD, AND CIRCUIT BOARD
US20040216864A1 (en) CTE matched application specific heat sink assembly
US20040218364A1 (en) Application specific heatsink assembly
EP1729342A1 (en) Heat sink board and manufacturing method thereof
Seal et al. Thermo-mechanical reliability analysis of flip-chip bonded silicon carbide Schottky diodes
US6763881B1 (en) Thermally matched gradient heat sink
JPH0677678A (en) Heat sink structure
JP2004343035A (en) Heat radiating component, circuit board, and semiconductor device
JP3669981B2 (en) Method for manufacturing module structure
CN116913885A (en) Semiconductor device assembly

Legal Events

Date Code Title Description
AS Assignment

Owner name: AGILENT TECHNOLOGIES, INC., COLORADO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WONG, MARVIN GLENN;FONG, ARTHUR;REEL/FRAME:013836/0142

Effective date: 20030523

STCB Information on status: application discontinuation

Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION