US20040037155A1 - Dynamic memory word line driver scheme - Google Patents
Dynamic memory word line driver scheme Download PDFInfo
- Publication number
- US20040037155A1 US20040037155A1 US10/463,194 US46319403A US2004037155A1 US 20040037155 A1 US20040037155 A1 US 20040037155A1 US 46319403 A US46319403 A US 46319403A US 2004037155 A1 US2004037155 A1 US 2004037155A1
- Authority
- US
- United States
- Prior art keywords
- word line
- voltage
- transistor
- levels
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4085—Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
Definitions
- This invention relates to CMOS dynamic random access memories (DRAMs), and particularly to word line drivers.
- Dynamic random access memories are generally formed of a matrix of bit lines and word lines with memory cells located adjacent the intersections of the bit lines and word lines.
- the memory cells are enabled to provide their stored bits to the bit lines or to permit a write operation by signals carried on the word lines.
- Each memory cell is typically formed of a bit storage capacitor connected to a reference voltage and through the source-drain circuit of an “access” field effect transistor to an associated bit line.
- the gate of the field effect transistor is connected to the word line.
- a logic signal carried by the word line enables the transistor, thus allowing charge to flow through the source-drain circuit of the transistor to the capacitor, or allowing charge stored on the capacitor to pass through the source-drain circuit of the access transistor to the bit line.
- V dd the logic level V dd potential from the bit line to be stored on the capacitor
- the word line must be driven to a voltage above V dd +V tn , where V tn is the threshold voltage of the access transistor including the effects of back bias.
- NMOS type FETs that is, N-channel devices were used exclusively.
- the gate of the pass transistor had to be driven to at least V dd +2V tn .
- the gate of the pass transistor is driven to a significantly higher voltage.
- the word line driving signal utilized capacitors in a well-known double-boot strap circuit.
- the boot strapping voltage circuit is designed to exceed the voltage V dd +2V tn , in order to ensure that temperature, power supply, and process variations would never allow the pass transistor driving voltage to fall below V dd +2V tn .
- the present invention is a circuit which accurately controls the word line (pass transistor gate) driving voltage to a voltage which is both controlled and is not significantly greater than is needed to drive the word line.
- the elements of the present invention eliminate the need for a double-boot-strapping circuit, and ensure that no voltages exceed that necessary to fully turn on a memory cell access transistor. Accordingly, voltages in excess of that which would reduce reliability are avoided, and accurate driving voltages are obtained.
- a dynamic random access memory is comprised of word lines, memory cells having enable inputs connected to the word lines, apparatus for receiving word line selecting signals at first logic levels V ss and V dd , and for providing a select signal at levels V ss and V dd , a high voltage supply source V pp which is higher in voltage than V dd , a circuit for translating the select signals at levels V ss and V dd to levels V ss and V pp and for applying it directly to the word lines for application to the enable inputs whereby an above V dd voltage level word line is achieved without the use of double boot-strap circuits.
- DRAM dynamic random access memory
- a dynamic random access memory is comprised of bit lines and word lines, memory cells connected to the bit lines and word lines, each memory cell being comprised of an access field effect transistor (FET) having its source-drain circuit connected between a bit line and a bit charge storage capacitor, the access field effect transistor having a gate connected to a corresponding word line; a high supply voltage source V pp ; a circuit for selecting the word line and a circuit having an input driven by the selecting apparatus for applying the V pp supply voltage to the word line.
- FET access field effect transistor
- FIG. 1 is a schematic diagram of the invention.
- CMOS DRAM is comprised of word lines, represented by word line 1 and bit lines, represented by bit lines 2 A, 2 B, etc.
- Access transistors 3 A, 3 B have their gates connected to the word line; their sources are connected to bit charge storing capacitors 4 A, 4 B, etc. which are also connected to ground.
- the drains of access transistors 3 A, 3 B, etc. are connected to the bit lines 2 A, 2 B, etc.
- V dd level on the bit line 2 A, 2 B, etc. is fully transferred to the associated capacitor 4 A, 4 B, etc. during the writing cycle.
- V dd +2V tn it was necessary to apply a voltage greater than V dd +2V tn to the gate of an N-channel pass transistor in order to ensure that a voltage in excess of V dd +V tn would be available at the gates of transistors 3 A, 3 B, etc.
- the word line is selected by means of addresses A ij applied to the inputs of a NAND gate 5 .
- addresses A ij applied to the inputs of a NAND gate 5 .
- a double boot-strap circuit was connected between the output of NAND gate 5 and the word line.
- a voltage V pp which is higher than the logic level V dd +V tn is utilized.
- a level shifter 6 is formed of a pair of cross coupled P-channel transistors 7 A and 7 B. The sources of transistors 7 A and 7 B are connected to the voltage source V pp .
- the level shifter defines a first and a second control node, respectively 8 A and 8 B.
- NAND gate 5 The output of NAND gate 5 is connected through an inverter 9 to the gate of an N-channel FET 10 .
- FET 10 has its source connected to ground and its drain connected to control node 8 A.
- NAND gate 5 The output of NAND gate 5 is connected to the gate of an N-channel FET 11 , which has its source connected to ground and its drain connected to control node 8 B.
- a third N-channel FET 12 has its source connected to ground, its drain connected to the drain of transistor 11 , and its gate to control node 8 A.
- Control node 8 A (or a buffered version of control node 8 A) is applied to the gate of pass transistor 14 A and pull down transistor 13 A.
- the source of pass transistor 14 A is connected to V pp or to a secondary decoder output which provides a V ss or V pp level output; its drain to word line 1 .
- the source of pull down transistor 13 A is connected to ground; the drain is connected to word line 1 .
- the voltage on the word line is thus controlled, and depending on whether the word line is selected or not, it switches between ground and V pp .
- the voltage V pp being controlled to V dd +V tn , the voltage at the gates of the cell access transistors 3 A and 3 B is certain to be V dd +V tn .
- the voltage V pp is selected to be less than a voltage that would be in excess of that which would deteriorate reliability of the DRAM.
Abstract
A circuit which accurately controls the word line (pass transistor gate) driving voltage to a voltage which is both controlled and is not significantly greater than is needed to drive the word line. The elements of the present invention eliminate the need for a double-boot-strapping circuit, and ensure that no voltages exceed that necessary to fully turn on a memory cell access transistor. Accordingly, voltages in excess of that which would reduce reliability are avoided, and accurate driving voltages are obtained. A DRAM is comprised of word lines, memory cells having enable inputs connected to the word lines, apparatus for receiving word line selecting signals at first logic levels Vss and Vdd, and for providing a select signal at levels Vss and Vdd, a high voltage supply source Vpp which is higher in voltage than Vdd, a circuit for translating the select signals at levels Vss and Vdd to levels Vss and Vpp and for applying it directly to the word lines for application to the enable inputs whereby an above Vdd voltage level word line is achieved without the use of double boot-strap circuits.
Description
- This application is a Continuation of application Ser. No. 09/919,752, filed on Jul. 31, 2001, which is a Continuation of application Ser. No. 09/548,879, filed on Apr. 13, 2000, now U.S. Pat. No. 6,278,640, which issued on Aug. 21, 2001, which is a Continuation of application Ser. No. 09/123,112, filed on Jul. 27, 1998, now U.S. Pat. No. 6,061,277, which issued on May 9, 2000, which is a Continuation of application Ser. No. 08/705,534, filed on Aug. 29, 1996, now abandoned, which is a Continuation of application Ser. No. 08/611,558, filed on Mar. 6, 1996, now U.S. Pat. No. 5,751,643, which issued on May 12, 1998, which is a Continuation-in-Part of application Ser. No. 08/515,904, filed on Aug. 16, 1995, now U.S. Pat. No. 5,822,253, which issued on Oct. 13, 1998, which is a Continuation of application Ser. No. 08/205,776, filed on Mar. 3, 1994, now abandoned, which is a File Wrapper Continuation of application Ser. No. 08/031,898, filed on Mar. 16, 1993, now abandoned, which is a Continuation of application Ser. No. 07/680,746, filed on Apr. 5, 1991, now U.S. Pat. No. 5,214,602, which issued on May 25, 1993, which relates to Japanese Application No. 9107165, filed on Apr. 5, 1991 and United Kingdom Application No. 9007790.0, filed on Apr. 6, 1990. The entire teachings of the above applications are incorporated herein by reference.
- This invention relates to CMOS dynamic random access memories (DRAMs), and particularly to word line drivers.
- Dynamic random access memories are generally formed of a matrix of bit lines and word lines with memory cells located adjacent the intersections of the bit lines and word lines. The memory cells are enabled to provide their stored bits to the bit lines or to permit a write operation by signals carried on the word lines.
- Each memory cell is typically formed of a bit storage capacitor connected to a reference voltage and through the source-drain circuit of an “access” field effect transistor to an associated bit line. The gate of the field effect transistor is connected to the word line. A logic signal carried by the word line enables the transistor, thus allowing charge to flow through the source-drain circuit of the transistor to the capacitor, or allowing charge stored on the capacitor to pass through the source-drain circuit of the access transistor to the bit line.
- In order for the logic level Vdd potential from the bit line to be stored on the capacitor, the word line must be driven to a voltage above Vdd+Vtn, where Vtn is the threshold voltage of the access transistor including the effects of back bias.
- During the early days of DRAM design, NMOS type FETs, that is, N-channel devices were used exclusively. In order to pass a Vdd+Vtn level signal to the selected word line, the gate of the pass transistor had to be driven to at least Vdd+2Vtn. Furthermore, to allow sufficient drive to achieve a voltage greater than Vdd+Vtn on the word line within a reasonable length of time in order to facilitate a relatively fast memory, the gate of the pass transistor is driven to a significantly higher voltage. In such devices, the word line driving signal utilized capacitors in a well-known double-boot strap circuit.
- In the above circuit, the boot strapping voltage circuit is designed to exceed the voltage Vdd+2Vtn, in order to ensure that temperature, power supply, and process variations would never allow the pass transistor driving voltage to fall below Vdd+2Vtn.
- However, it has been found that in small geometry VLSI memories, the high voltages provided by the boot-strap circuits can exceed the tolerable voltages in the memory, thus adversely affecting reliability.
- The present invention is a circuit which accurately controls the word line (pass transistor gate) driving voltage to a voltage which is both controlled and is not significantly greater than is needed to drive the word line. The elements of the present invention eliminate the need for a double-boot-strapping circuit, and ensure that no voltages exceed that necessary to fully turn on a memory cell access transistor. Accordingly, voltages in excess of that which would reduce reliability are avoided, and accurate driving voltages are obtained.
- According to an embodiment of the invention a dynamic random access memory (DRAM) is comprised of word lines, memory cells having enable inputs connected to the word lines, apparatus for receiving word line selecting signals at first logic levels Vss and Vdd, and for providing a select signal at levels Vss and Vdd, a high voltage supply source Vpp which is higher in voltage than Vdd, a circuit for translating the select signals at levels Vss and Vdd to levels Vss and Vpp and for applying it directly to the word lines for application to the enable inputs whereby an above Vdd voltage level word line is achieved without the use of double boot-strap circuits.
- According to another embodiment, a dynamic random access memory (DRAM) is comprised of bit lines and word lines, memory cells connected to the bit lines and word lines, each memory cell being comprised of an access field effect transistor (FET) having its source-drain circuit connected between a bit line and a bit charge storage capacitor, the access field effect transistor having a gate connected to a corresponding word line; a high supply voltage source Vpp; a circuit for selecting the word line and a circuit having an input driven by the selecting apparatus for applying the Vpp supply voltage to the word line.
- A better understanding of the invention will be obtained by reference to the detailed description below, in conjunction with the following drawings, in which:
- FIG. 1 is a schematic diagram of the invention.
- Turning now to FIG. 1, a CMOS DRAM is comprised of word lines, represented by
word line 1 and bit lines, represented bybit lines Access transistors charge storing capacitors access transistors bit lines - With the application of a logic signal of Vdd+Vtn to the gate of
transistor bit line capacitor transistors - The combination of a bit storing charge capacitor, e.g.4A, with an associated access transistor, e.g. 3A, forms a memory cell in prior art DRAMs.
- The word line is selected by means of addresses Aij applied to the inputs of a
NAND gate 5. In the prior art a double boot-strap circuit was connected between the output ofNAND gate 5 and the word line. - In accordance with the present invention a voltage Vpp which is higher than the logic level Vdd+Vtn is utilized. A
level shifter 6 is formed of a pair of cross coupled P-channel transistors transistors - The output of
NAND gate 5 is connected through aninverter 9 to the gate of an N-channel FET 10. FET 10 has its source connected to ground and its drain connected tocontrol node 8A. - The output of
NAND gate 5 is connected to the gate of an N-channel FET 11, which has its source connected to ground and its drain connected tocontrol node 8B. A third N-channel FET 12 has its source connected to ground, its drain connected to the drain of transistor 11, and its gate to controlnode 8A. -
Control node 8A (or a buffered version ofcontrol node 8A) is applied to the gate ofpass transistor 14A and pull downtransistor 13A. The source ofpass transistor 14A is connected to Vpp or to a secondary decoder output which provides a Vss or Vpp level output; its drain toword line 1. The source of pull downtransistor 13A is connected to ground; the drain is connected toword line 1. - In operation, assume that the
word line 1 has not been selected. At least one address input ofNAND gate 5 is low, causing the output ofNAND gate 5 to be high, and the output ofinverter 9 to be low. Transistor 11 is enabled, pullingnode 8B to ground.Transistor 10 is disabled, allowingtransistor 7A to chargenode 8A to Vpp. Transistor 12 is thus enabled ensuring thatnode 8A is pulled high. The Vpp level node 8A disables thepass device 14A and enables pull downtransistor 13A so thatword line 1 is held at ground. Thustransistors capacitors - Assume now that
word line 1 is selected. Logic high level address signals at the voltage level Vdd are applied to the inputs ofNAND gate 5. The output of the NAND gate thus goes to low level. The output ofinverter 9 changes to high level,transistor 10 is enabled, and pullsnode 8A toward ground. This causestransistor 7B to be enabled, and pullnode 8B toward Vpp. This causestransistor 7A to be disabled so thatnode 8A is pulled to ground, disablingtransistor 12 and allowingtransistor 7B to chargenode 8B to Vpp. The ground level voltage onnode 8A disables pull downtransistor 13A, and enables thepass transistor 14A so that theword line 1 is driven to a Vpp level. The voltage on the word line is thus controlled, and depending on whether the word line is selected or not, it switches between ground and Vpp. With the voltage Vpp being controlled to Vdd+Vtn, the voltage at the gates of thecell access transistors - A person understanding this invention may now conceive of alternative structures and embodiments or variations of the above. All of those which fall within the scope of the claims appended hereto are considered to be part of the present invention.
Claims (1)
1. A random access memory comprising:
a controlled high voltage supply;
word lines;
memory cells, each comprising a charge storage capacitor and a pass transistor for storing a logic level on the storage capacitor, the pass transistor having an enable input connected to a word line;
word line selection circuits, each selection circuit comprising:
a pair of cross-coupled transistors coupled drain-to-gate at respective control nodes and having respective sources coupled to the controlled high voltage supply;
a first pull-down transistor coupled to one of the control nodes and gated by a word line select signal; and
a second pull-down transistor connected in parallel with the first pull-down transistor to said one of the control nodes, the gate of the second pull-down transistor being coupled to the other control node.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/463,194 US20040037155A1 (en) | 1990-04-06 | 2003-06-17 | Dynamic memory word line driver scheme |
US10/791,437 US7038937B2 (en) | 1990-04-06 | 2004-03-02 | Dynamic memory word line driver scheme |
US11/396,306 US7535749B2 (en) | 1990-04-06 | 2006-03-30 | Dynamic memory word line driver scheme |
US12/405,153 US8023314B2 (en) | 1990-04-06 | 2009-03-16 | Dynamic memory word line driver scheme |
Applications Claiming Priority (14)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9007790.0 | 1990-04-06 | ||
GB909007790A GB9007790D0 (en) | 1990-04-06 | 1990-04-06 | Dynamic memory wordline driver scheme |
US07/680,746 US5214602A (en) | 1990-04-06 | 1991-04-05 | Dynamic memory word line driver scheme |
GB9107165A GB2243233A (en) | 1990-04-06 | 1991-04-05 | DRAM word line driver |
JP9107165 | 1991-04-05 | ||
US3189893A | 1993-03-16 | 1993-03-16 | |
US20577694A | 1994-03-03 | 1994-03-03 | |
US08/515,904 US5822253A (en) | 1990-04-06 | 1995-08-16 | Dynamic memory word line driver scheme |
US08/611,558 US5751643A (en) | 1990-04-06 | 1996-03-06 | Dynamic memory word line driver |
US70553496A | 1996-08-29 | 1996-08-29 | |
US09/123,112 US6061277A (en) | 1990-04-06 | 1998-07-27 | Dynamic memory word line driver scheme |
US09/548,879 US6278640B1 (en) | 1990-04-06 | 2000-04-13 | Dynamic memory word line driver scheme |
US09/919,752 US6603703B2 (en) | 1990-04-06 | 2001-07-31 | Dynamic memory word line driver scheme |
US10/463,194 US20040037155A1 (en) | 1990-04-06 | 2003-06-17 | Dynamic memory word line driver scheme |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/919,752 Continuation US6603703B2 (en) | 1990-04-06 | 2001-07-31 | Dynamic memory word line driver scheme |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/791,437 Continuation US7038937B2 (en) | 1990-04-06 | 2004-03-02 | Dynamic memory word line driver scheme |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040037155A1 true US20040037155A1 (en) | 2004-02-26 |
Family
ID=10673990
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/548,879 Expired - Fee Related US6278640B1 (en) | 1990-04-06 | 2000-04-13 | Dynamic memory word line driver scheme |
US09/919,752 Expired - Fee Related US6603703B2 (en) | 1990-04-06 | 2001-07-31 | Dynamic memory word line driver scheme |
US10/463,194 Abandoned US20040037155A1 (en) | 1990-04-06 | 2003-06-17 | Dynamic memory word line driver scheme |
US10/791,437 Expired - Fee Related US7038937B2 (en) | 1990-04-06 | 2004-03-02 | Dynamic memory word line driver scheme |
US11/396,306 Expired - Fee Related US7535749B2 (en) | 1990-04-06 | 2006-03-30 | Dynamic memory word line driver scheme |
US12/405,153 Expired - Fee Related US8023314B2 (en) | 1990-04-06 | 2009-03-16 | Dynamic memory word line driver scheme |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/548,879 Expired - Fee Related US6278640B1 (en) | 1990-04-06 | 2000-04-13 | Dynamic memory word line driver scheme |
US09/919,752 Expired - Fee Related US6603703B2 (en) | 1990-04-06 | 2001-07-31 | Dynamic memory word line driver scheme |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/791,437 Expired - Fee Related US7038937B2 (en) | 1990-04-06 | 2004-03-02 | Dynamic memory word line driver scheme |
US11/396,306 Expired - Fee Related US7535749B2 (en) | 1990-04-06 | 2006-03-30 | Dynamic memory word line driver scheme |
US12/405,153 Expired - Fee Related US8023314B2 (en) | 1990-04-06 | 2009-03-16 | Dynamic memory word line driver scheme |
Country Status (2)
Country | Link |
---|---|
US (6) | US6278640B1 (en) |
GB (1) | GB9007790D0 (en) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9007791D0 (en) * | 1990-04-06 | 1990-06-06 | Foss Richard C | High voltage boosted wordline supply charge pump and regulator for dram |
GB9007790D0 (en) | 1990-04-06 | 1990-06-06 | Lines Valerie L | Dynamic memory wordline driver scheme |
US6421295B1 (en) * | 2001-02-14 | 2002-07-16 | Elite Semiconductor Memory Technology Inc. | DRAM circuit and its sub-word line driver |
DE102005036066B3 (en) * | 2005-08-01 | 2006-09-21 | Siemens Ag | Programmable logic device component, has switching section including n-channel and p-channel transistors switched as inverter circuit to amplify voltage strokes between data line blocking/releasing switching section and voltage divider |
US20090047722A1 (en) * | 2005-12-09 | 2009-02-19 | Bionavitas, Inc. | Systems, devices, and methods for biomass production |
KR100718046B1 (en) * | 2006-06-08 | 2007-05-14 | 주식회사 하이닉스반도체 | Semiconductor memory apparatus |
EP2129111B1 (en) | 2007-03-06 | 2013-01-09 | Panasonic Corporation | Imaging device, edition device, image processing method, and program |
US8218378B2 (en) | 2009-10-14 | 2012-07-10 | International Business Machines Corporation | Word-line level shift circuit |
US8120968B2 (en) * | 2010-02-12 | 2012-02-21 | International Business Machines Corporation | High voltage word line driver |
US8605489B2 (en) | 2011-11-30 | 2013-12-10 | International Business Machines Corporation | Enhanced data retention mode for dynamic memories |
US9117547B2 (en) | 2013-05-06 | 2015-08-25 | International Business Machines Corporation | Reduced stress high voltage word line driver |
US9813891B2 (en) | 2013-09-30 | 2017-11-07 | Elwha Llc | Mobile device sharing facilitation methods and systems featuring a subset-specific source identification |
US9774728B2 (en) | 2013-09-30 | 2017-09-26 | Elwha Llc | Mobile device sharing facilitation methods and systems in a context of plural communication records |
US9826439B2 (en) | 2013-09-30 | 2017-11-21 | Elwha Llc | Mobile device sharing facilitation methods and systems operable in network equipment |
US9740875B2 (en) | 2013-09-30 | 2017-08-22 | Elwha Llc | Mobile device sharing facilitation methods and systems featuring exclusive data presentation |
US9805208B2 (en) | 2013-09-30 | 2017-10-31 | Elwha Llc | Mobile device sharing facilitation methods and systems with recipient-dependent inclusion of a data selection |
US9838536B2 (en) | 2013-09-30 | 2017-12-05 | Elwha, Llc | Mobile device sharing facilitation methods and systems |
US9666253B2 (en) * | 2015-09-18 | 2017-05-30 | Taiwan Semiconductor Manufacturing Company Ltd. | Dual rail memory, memory macro and associated hybrid power supply method |
US10115441B1 (en) | 2017-07-20 | 2018-10-30 | Macronix International Co., Ltd. | Row decoder and memory system using the same |
Citations (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3801831A (en) * | 1972-10-13 | 1974-04-02 | Motorola Inc | Voltage level shifting circuit |
US3942047A (en) * | 1974-06-03 | 1976-03-02 | Motorola, Inc. | MOS DC Voltage booster circuit |
US3980899A (en) * | 1974-10-30 | 1976-09-14 | Hitachi, Ltd. | Word line driver circuit in memory circuit |
US4000412A (en) * | 1974-06-05 | 1976-12-28 | Rca Corporation | Voltage amplitude multiplying circuits |
US4039862A (en) * | 1976-01-19 | 1977-08-02 | Rca Corporation | Level shift circuit |
US4080539A (en) * | 1976-11-10 | 1978-03-21 | Rca Corporation | Level shift circuit |
US4189782A (en) * | 1978-08-07 | 1980-02-19 | Rca Corporation | Memory organization |
US4208595A (en) * | 1978-10-24 | 1980-06-17 | International Business Machines Corporation | Substrate generator |
US4271461A (en) * | 1978-05-16 | 1981-06-02 | Siemens Aktiengesellschaft | Clock-controlled DC converter |
US4279010A (en) * | 1975-08-14 | 1981-07-14 | Mitsuo Morihisa | DC-DC Converter for solid state watches |
US4307333A (en) * | 1980-07-29 | 1981-12-22 | Sperry Corporation | Two way regulating circuit |
US4344005A (en) * | 1978-07-18 | 1982-08-10 | Rca Corporation | Power gated decoding |
US4403158A (en) * | 1981-05-15 | 1983-09-06 | Inmos Corporation | Two-way regulated substrate bias generator |
US4433253A (en) * | 1981-12-10 | 1984-02-21 | Standard Microsystems Corporation | Three-phase regulated high-voltage charge pump |
US4442481A (en) * | 1982-04-07 | 1984-04-10 | Honeywell Inc. | Low power decoder circuit |
US4486670A (en) * | 1982-01-19 | 1984-12-04 | Intersil, Inc. | Monolithic CMOS low power digital level shifter |
US4543500A (en) * | 1978-09-22 | 1985-09-24 | Texas Instruments Incorporated | High performance dynamic sense amplifier voltage boost for row address lines |
US4581546A (en) * | 1983-11-02 | 1986-04-08 | Inmos Corporation | CMOS substrate bias generator having only P channel transistors in the charge pump |
US4583157A (en) * | 1985-02-08 | 1986-04-15 | At&T Bell Laboratories | Integrated circuit having a variably boosted node |
US4612462A (en) * | 1982-04-24 | 1986-09-16 | Tokyo Shibaura Denki Kabushiki Kaisha | Logic circuit having voltage booster |
US4621315A (en) * | 1985-09-03 | 1986-11-04 | Motorola, Inc. | Recirculating MOS charge pump |
US4628214A (en) * | 1985-05-22 | 1986-12-09 | Sgs Semiconductor Corporation | Back bias generator |
US4642798A (en) * | 1985-10-01 | 1987-02-10 | Intel Corporation | CMOS E2 PROM decoding circuit |
US4656373A (en) * | 1984-11-26 | 1987-04-07 | Rca Corporation | High-speed voltage level shift circuit |
US4670861A (en) * | 1985-06-21 | 1987-06-02 | Advanced Micro Devices, Inc. | CMOS N-well bias generator and gating system |
US4689504A (en) * | 1985-12-20 | 1987-08-25 | Motorola, Inc. | High voltage decoder |
US4692638A (en) * | 1984-07-02 | 1987-09-08 | Texas Instruments Incorporated | CMOS/NMOS decoder and high-level driver circuit |
US4697252A (en) * | 1983-03-10 | 1987-09-29 | Tokyo Shibaura Denki Kabushiki Kaisha | Dynamic type semiconductor memory device |
US4716313A (en) * | 1983-06-15 | 1987-12-29 | Hitachi, Ltd. | Pulse drive circuit |
US4730132A (en) * | 1985-07-22 | 1988-03-08 | Hitachi, Ltd. | Semiconductor device having bipolar transistor and insulated gate field effect transistor with two potential power source |
US4740918A (en) * | 1984-08-10 | 1988-04-26 | Fujitsu Limited | Emitter coupled semiconductor memory device having a low potential source having two states |
US4751679A (en) * | 1986-12-22 | 1988-06-14 | Motorola, Inc. | Gate stress test of a MOS memory |
US4798977A (en) * | 1987-02-26 | 1989-01-17 | Kabushiki Kaisha Toshiba | Word line driver for use in a semiconductor memory |
US4807190A (en) * | 1986-03-12 | 1989-02-21 | Hitachi Ltd. | Semiconductor integrated circuit device |
US4811304A (en) * | 1985-06-20 | 1989-03-07 | Mitsubishi Denki Kabushiki Kaisha | MDS decoder circuit with high voltage suppression of a decoupling transistor |
US4814647A (en) * | 1987-04-06 | 1989-03-21 | Texas Instruments Incorporated | Fast rise time booting circuit |
US4843256A (en) * | 1986-12-23 | 1989-06-27 | Jenoptik Jena Gmbh | Controlled CMOS substrate voltage generator |
US4857763A (en) * | 1985-01-26 | 1989-08-15 | Kabushiki Kaisha Toshiba | MOS semiconductor integrated circuit in which the production of hot carriers near the drain of a short n channel conductivity type MOS transistor is decreased |
US4873673A (en) * | 1986-12-03 | 1989-10-10 | Hitachi, Ltd. | Driver circuit having a current mirror circuit |
US4878201A (en) * | 1987-01-28 | 1989-10-31 | Nec Corporation | Semiconductor memory device having an improved timing signal generator for the column selection circuit |
US4881201A (en) * | 1984-05-25 | 1989-11-14 | Hitachi, Ltd. & Hitachi Microcomputer Engineering, Ltd. | Semiconductor integrated circuit device |
US4888738A (en) * | 1988-06-29 | 1989-12-19 | Seeq Technology | Current-regulated, voltage-regulated erase circuit for EEPROM memory |
US4906056A (en) * | 1987-04-14 | 1990-03-06 | Mitsubishi Denki Kabushiki Kaisha | High speed booster circuit |
US4951259A (en) * | 1987-02-18 | 1990-08-21 | Hitachi, Ltd. | Semiconductor memory device with first and second word line drivers |
US4961007A (en) * | 1988-12-08 | 1990-10-02 | Mitsubishi Denki Kabushiki Kaisha | Substrate bias potential generator of a semiconductor integrated circuit device and a generating method therefor |
US5010259A (en) * | 1988-12-28 | 1991-04-23 | Mitsubishi Denki Kabushiki Kaisha | Voltage boosting circuit and operating method thereof |
US5018107A (en) * | 1988-10-25 | 1991-05-21 | Fujitsu Limited | Semiconductor memory device |
US5023465A (en) * | 1990-03-26 | 1991-06-11 | Micron Technology, Inc. | High efficiency charge pump circuit |
US5031149A (en) * | 1988-11-21 | 1991-07-09 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device having, at the prestage of an address decoder, a level shifter for generating a program voltage |
US5038327A (en) * | 1989-09-20 | 1991-08-06 | Fujitsu Limited | Decoder circuit of erasable programmable read only memory for avoiding erroneous operation caused by parasitic capacitors |
US5038325A (en) * | 1990-03-26 | 1991-08-06 | Micron Technology Inc. | High efficiency charge pump circuit |
US5059815A (en) * | 1990-04-05 | 1991-10-22 | Advanced Micro Devices, Inc. | High voltage charge pumps with series capacitors |
US5086238A (en) * | 1985-07-22 | 1992-02-04 | Hitachi, Ltd. | Semiconductor supply incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions |
US5101381A (en) * | 1987-08-31 | 1992-03-31 | Oki Electric Industry Co., Ltd. | Control circuit for EEPROM |
US5103113A (en) * | 1990-06-13 | 1992-04-07 | Texas Instruments Incorporated | Driving circuit for providing a voltage boasted over the power supply voltage source as a driving signal |
US5150325A (en) * | 1989-03-20 | 1992-09-22 | Hitachi, Ltd. | Bi-CMOS semiconductor memory device, including improved layout structure and testing method |
US5159215A (en) * | 1990-02-26 | 1992-10-27 | Nec Corporation | Decoder circuit |
US5197033A (en) * | 1986-07-18 | 1993-03-23 | Hitachi, Ltd. | Semiconductor device incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions |
US5196996A (en) * | 1990-08-17 | 1993-03-23 | Hyundai Electronics Industries Co., Ltd. | High voltage generating circuit for semiconductor devices having a charge pump for eliminating diode threshold voltage losses |
US5208776A (en) * | 1990-07-31 | 1993-05-04 | Texas Instruments, Incorporated | Pulse generation circuit |
US5262999A (en) * | 1988-06-17 | 1993-11-16 | Hitachi, Ltd. | Large scale integrated circuit for low voltage operation |
US5264743A (en) * | 1989-12-08 | 1993-11-23 | Hitachi, Ltd. | Semiconductor memory operating with low supply voltage |
US5276646A (en) * | 1990-09-25 | 1994-01-04 | Samsung Electronics Co., Ltd. | High voltage generating circuit for a semiconductor memory circuit |
US5297097A (en) * | 1988-06-17 | 1994-03-22 | Hitachi Ltd. | Large scale integrated circuit for low voltage operation |
US5307315A (en) * | 1990-06-01 | 1994-04-26 | Kabushiki Kaisha Toshiba | Integrated semiconductor memory with internal voltage booster of lesser dependency on power supply voltage |
US5311476A (en) * | 1989-03-20 | 1994-05-10 | Hitachi, Ltd. | Semiconductor memory, components and layout arrangements thereof, and method of testing the memory |
US5323354A (en) * | 1991-02-15 | 1994-06-21 | Hitachi, Ltd. | Semiconductor memory device including arrangements to facilitate battery backup |
US5347488A (en) * | 1992-02-20 | 1994-09-13 | Oki Electric Industry Co., Ltd. | Semiconductor memory device for generating a controlling signal to select a word line |
US5351217A (en) * | 1991-12-24 | 1994-09-27 | Goldstar Electron Co., Ltd. | Word line voltage supply circuit |
US5751643A (en) * | 1990-04-06 | 1998-05-12 | Mosaid Technologies Incorporated | Dynamic memory word line driver |
US5912564A (en) * | 1996-03-26 | 1999-06-15 | Oki Electric Industry Co., Ltd. | Voltage-boosting circuit with mode signal |
Family Cites Families (106)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3387286A (en) | 1967-07-14 | 1968-06-04 | Ibm | Field-effect transistor memory |
GB1348285A (en) | 1971-07-26 | 1974-03-13 | Integrated Photomatrix Ltd | Voltage generator |
US3727196A (en) | 1971-11-29 | 1973-04-10 | Mostek Corp | Dynamic random access memory |
US4001606A (en) | 1974-06-05 | 1977-01-04 | Andrew Gordon Francis Dingwall | Electrical circuit |
JPS51122721A (en) | 1975-04-21 | 1976-10-27 | Hitachi Ltd | Boosting circuit |
JPS5238852A (en) | 1975-09-22 | 1977-03-25 | Seiko Instr & Electronics Ltd | Level shift circuit |
IT1073440B (en) | 1975-09-22 | 1985-04-17 | Seiko Instr & Electronics | VOLTAGE LIFT CIRCUIT MADE IN MOS-FET |
US4037114A (en) | 1975-10-23 | 1977-07-19 | Rca Corporation | Tri-state logic circuit |
US4047091A (en) | 1976-07-21 | 1977-09-06 | National Semiconductor Corporation | Capacitive voltage multiplier |
US4106086A (en) | 1976-12-29 | 1978-08-08 | Rca Corporation | Voltage multiplier circuit |
JPS5390835A (en) | 1977-01-21 | 1978-08-10 | Hitachi Ltd | Mis-type level shifter |
US4199806A (en) | 1978-01-18 | 1980-04-22 | Harris Corporation | CMOS Voltage multiplier |
US4533843A (en) | 1978-09-07 | 1985-08-06 | Texas Instruments Incorporated | High performance dynamic sense amplifier with voltage boost for row address lines |
US4216390A (en) | 1978-10-04 | 1980-08-05 | Rca Corporation | Level shift circuit |
JPS5662066A (en) | 1979-10-25 | 1981-05-27 | Nec Corp | Boosting circuit |
US4330852A (en) | 1979-11-23 | 1982-05-18 | Texas Instruments Incorporated | Semiconductor read/write memory array having serial access |
US4338569A (en) * | 1980-03-11 | 1982-07-06 | Control Data Corporation | Delay lock loop |
US4344003A (en) | 1980-08-04 | 1982-08-10 | Rca Corporation | Low power voltage multiplier circuit |
JPS57199335A (en) | 1981-06-02 | 1982-12-07 | Toshiba Corp | Generating circuit for substrate bias |
JPS5891680A (en) * | 1981-11-26 | 1983-05-31 | Fujitsu Ltd | Semiconductor device |
US4673829A (en) * | 1982-02-08 | 1987-06-16 | Seeq Technology, Inc. | Charge pump for providing programming voltage to the word lines in a semiconductor memory array |
US4511811A (en) * | 1982-02-08 | 1985-04-16 | Seeq Technology, Inc. | Charge pump for providing programming voltage to the word lines in a semiconductor memory array |
US4733108A (en) | 1982-06-28 | 1988-03-22 | Xerox Corporation | On-chip bias generator |
US4527258A (en) * | 1982-09-30 | 1985-07-02 | Mostek Corporation | E2 PROM having bulk storage |
JPS59213090A (en) | 1983-05-18 | 1984-12-01 | Toshiba Corp | Driving circuit |
DE3483025D1 (en) * | 1983-06-28 | 1990-09-27 | Fujitsu Ltd | ELECTRONIC CONFERENCE SYSTEM. |
DE3335423A1 (en) | 1983-09-29 | 1985-04-04 | Siemens AG, 1000 Berlin und 8000 München | VOLTAGE MULTIPLE CIRCUIT |
US4638182A (en) * | 1984-07-11 | 1987-01-20 | Texas Instruments Incorporated | High-level CMOS driver circuit |
US4782247A (en) | 1984-08-08 | 1988-11-01 | Fujitsu Limited | Decoder circuit having a variable power supply |
US4637018A (en) * | 1984-08-29 | 1987-01-13 | Burroughs Corporation | Automatic signal delay adjustment method |
US4623805A (en) | 1984-08-29 | 1986-11-18 | Burroughs Corporation | Automatic signal delay adjustment apparatus |
US4639622A (en) | 1984-11-19 | 1987-01-27 | International Business Machines Corporation | Boosting word-line clock circuit for semiconductor memory |
US4604582A (en) * | 1985-01-04 | 1986-08-05 | Lockheed Electronics Company, Inc. | Digital phase correlator |
JPS61239493A (en) | 1985-04-05 | 1986-10-24 | Fujitsu Ltd | Semiconductor memory device |
US4678941A (en) | 1985-04-25 | 1987-07-07 | International Business Machines Corporation | Boost word-line clock and decoder-driver circuits in semiconductor memories |
US4845437A (en) * | 1985-07-09 | 1989-07-04 | Minolta Camera Kabushiki Kaisha | Synchronous clock frequency conversion circuit |
JPS62189816A (en) | 1986-02-17 | 1987-08-19 | Hitachi Ltd | Drive circuit |
JP2753218B2 (en) | 1986-01-31 | 1998-05-18 | 株式会社日立製作所 | Semiconductor storage device |
JPH07111825B2 (en) | 1985-07-22 | 1995-11-29 | 株式会社日立製作所 | Semiconductor memory device |
US5051959A (en) | 1985-08-14 | 1991-09-24 | Fujitsu Limited | Complementary semiconductor memory device including cell access transistor and word line driving transistor having channels of different conductivity type |
JPS6273638A (en) | 1985-09-27 | 1987-04-04 | Matsushita Electric Ind Co Ltd | Formation of earth in hybrid integrated circuit |
US4679134A (en) | 1985-10-01 | 1987-07-07 | Maxim Integrated Products, Inc. | Integrated dual charge pump power supply and RS-232 transmitter/receiver |
US4636930A (en) * | 1985-10-01 | 1987-01-13 | Maxim Integrated Products, Inc. | Integrated dual charge pump power supply and RS-232 transmitter/receiver |
US4795985A (en) * | 1986-04-01 | 1989-01-03 | Hewlett-Packard Company | Digital phase lock loop |
KR890005159B1 (en) | 1987-04-30 | 1989-12-14 | 삼성전자 주식회사 | The generator of back-bias voltage |
US4820941A (en) | 1988-02-01 | 1989-04-11 | Texas Instruments Incorporated | Decoder driver circuit for programming high-capacitance lines |
US5101117A (en) * | 1988-02-17 | 1992-03-31 | Mips Computer Systems | Variable delay line phase-locked loop circuit synchronization system |
JP2585348B2 (en) * | 1988-02-22 | 1997-02-26 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US4807104A (en) * | 1988-04-15 | 1989-02-21 | Motorola, Inc. | Voltage multiplying and inverting charge pump |
US4958091A (en) | 1988-06-06 | 1990-09-18 | Micron Technology, Inc. | CMOS voltage converter |
US4823318A (en) | 1988-09-02 | 1989-04-18 | Texas Instruments Incorporated | Driving circuitry for EEPROM memory cell |
EP0363715B1 (en) * | 1988-10-13 | 1994-06-01 | Siemens Aktiengesellschaft | Integrated-voltage multiplier circuit for a low-voltage power supply |
US6212089B1 (en) * | 1996-03-19 | 2001-04-03 | Hitachi, Ltd. | Semiconductor memory device and defect remedying method thereof |
KR0141495B1 (en) | 1988-11-01 | 1998-07-15 | 미다 가쓰시게 | Semiconductor memory device and defect remedying method thereof |
JP2536114B2 (en) | 1989-01-18 | 1996-09-18 | トヨタ自動車株式会社 | Driving device for piezoelectric element |
JP2684806B2 (en) * | 1989-02-03 | 1997-12-03 | 日本電気株式会社 | Integrated circuit |
JPH02246516A (en) * | 1989-03-20 | 1990-10-02 | Hitachi Ltd | Semiconductor device |
JP2868789B2 (en) | 1989-06-20 | 1999-03-10 | 株式会社東芝 | Semiconductor drive circuit |
JP2911918B2 (en) | 1989-08-30 | 1999-06-28 | 富士通株式会社 | Semiconductor storage device |
US5258660A (en) * | 1990-01-16 | 1993-11-02 | Cray Research, Inc. | Skew-compensated clock distribution system |
KR950004745B1 (en) | 1990-01-23 | 1995-05-06 | 니뽄 덴끼 가부시끼가이샤 | Semicondoctor digital circuit |
US5134616A (en) | 1990-02-13 | 1992-07-28 | International Business Machines Corporation | Dynamic ram with on-chip ecc and optimized bit and word redundancy |
GB2243233A (en) | 1990-04-06 | 1991-10-23 | Mosaid Inc | DRAM word line driver |
GB9007796D0 (en) | 1990-04-06 | 1990-06-06 | Foss Richard C | Dynamic memory row/column redundancy scheme |
GB9007790D0 (en) | 1990-04-06 | 1990-06-06 | Lines Valerie L | Dynamic memory wordline driver scheme |
GB9007791D0 (en) | 1990-04-06 | 1990-06-06 | Foss Richard C | High voltage boosted wordline supply charge pump and regulator for dram |
US5267201A (en) * | 1990-04-06 | 1993-11-30 | Mosaid, Inc. | High voltage boosted word line supply charge pump regulator for DRAM |
IL96808A (en) * | 1990-04-18 | 1996-03-31 | Rambus Inc | Integrated circuit i/o using a high performance bus interface |
TW198135B (en) * | 1990-11-20 | 1993-01-11 | Oki Electric Ind Co Ltd | |
US5109394A (en) * | 1990-12-24 | 1992-04-28 | Ncr Corporation | All digital phase locked loop |
US5272729A (en) | 1991-09-20 | 1993-12-21 | International Business Machines Corporation | Clock signal latency elimination network |
US5272390A (en) | 1991-09-23 | 1993-12-21 | Digital Equipment Corporation | Method and apparatus for clock skew reduction through absolute delay regulation |
US5295164A (en) * | 1991-12-23 | 1994-03-15 | Apple Computer, Inc. | Apparatus for providing a system clock locked to an external clock over a wide range of frequencies |
US5252867A (en) | 1992-02-14 | 1993-10-12 | Vlsi Technology, Inc. | Self-compensating digital delay semiconductor device with selectable output delays and method therefor |
JP3517237B2 (en) * | 1992-03-06 | 2004-04-12 | ラムバス・インコーポレーテッド | Synchronous bus system and memory device therefor |
US5317202A (en) * | 1992-05-28 | 1994-05-31 | Intel Corporation | Delay line loop for 1X on-chip clock generation with zero skew and 50% duty cycle |
US5371764A (en) | 1992-06-26 | 1994-12-06 | International Business Machines Corporation | Method and apparatus for providing an uninterrupted clock signal in a data processing system |
KR950012019B1 (en) * | 1992-10-02 | 1995-10-13 | 삼성전자주식회사 | Data output buffer of semiconductor memory device |
JP3058379B2 (en) | 1992-10-19 | 2000-07-04 | 日本電信電話株式会社 | Transfer control device |
US5337284A (en) | 1993-01-11 | 1994-08-09 | United Memories, Inc. | High voltage generator having a self-timed clock circuit and charge pump, and a method therefor |
JP3078934B2 (en) * | 1992-12-28 | 2000-08-21 | 富士通株式会社 | Synchronous random access memory |
US5812832A (en) | 1993-01-29 | 1998-09-22 | Advanced Micro Devices, Inc. | Digital clock waveform generator and method for generating a clock signal |
US5337285A (en) | 1993-05-21 | 1994-08-09 | Rambus, Inc. | Method and apparatus for power control in devices |
JPH07111084A (en) * | 1993-10-13 | 1995-04-25 | Oki Micro Design Miyazaki:Kk | Semiconductor integrated circuit device |
US5463337A (en) | 1993-11-30 | 1995-10-31 | At&T Corp. | Delay locked loop based clock synthesizer using a dynamically adjustable number of delay elements therein |
US5440514A (en) | 1994-03-08 | 1995-08-08 | Motorola Inc. | Write control for a memory using a delay locked loop |
US5796673A (en) | 1994-10-06 | 1998-08-18 | Mosaid Technologies Incorporated | Delay locked loop implementation in a synchronous dynamic random access memory |
US6069706A (en) * | 1995-07-31 | 2000-05-30 | Canon Kabushiki Kaisha | Image reading device and image processing method utilizing the same |
JP3504036B2 (en) * | 1995-08-07 | 2004-03-08 | 富士通株式会社 | FAX mail device |
EP0767575B1 (en) * | 1995-10-04 | 2004-01-02 | Canon Kabushiki Kaisha | Scanner server apparatus and scanner server system |
US6072599A (en) * | 1996-03-14 | 2000-06-06 | Toshiba Tec Kabushiki Kaisha | Facsimile apparatus |
US6442252B1 (en) * | 1997-09-05 | 2002-08-27 | Canon Kabushiki Kaisha | Communication apparatus |
US5973974A (en) * | 1997-09-09 | 1999-10-26 | Micro Technology, Inc. | Regressive drive sense amplifier |
US6446021B1 (en) | 1998-02-27 | 2002-09-03 | Micron Technology, Inc. | Method and apparatus to display processing parameter |
US6028804A (en) | 1998-03-09 | 2000-02-22 | Monolithic System Technology, Inc. | Method and apparatus for 1-T SRAM compatible memory |
NL1008642C2 (en) * | 1998-03-19 | 1999-09-23 | Oce Tech Bv | Digital copier with a personal data storage system. |
US5999474A (en) | 1998-10-01 | 1999-12-07 | Monolithic System Tech Inc | Method and apparatus for complete hiding of the refresh of a semiconductor memory |
US6075740A (en) * | 1998-10-27 | 2000-06-13 | Monolithic System Technology, Inc. | Method and apparatus for increasing the time available for refresh for 1-t SRAM compatible devices |
US6496437B2 (en) | 1999-01-20 | 2002-12-17 | Monolithic Systems Technology, Inc. | Method and apparatus for forcing idle cycles to enable refresh operations in a semiconductor memory |
US6282606B1 (en) | 1999-04-02 | 2001-08-28 | Silicon Aquarius, Inc. | Dynamic random access memories with hidden refresh and utilizing one-transistor, one-capacitor cells, systems and methods |
JP3856983B2 (en) * | 1999-05-21 | 2006-12-13 | 株式会社リコー | Communication terminal device and control method thereof |
JP2001223751A (en) * | 2000-02-14 | 2001-08-17 | Ricoh Co Ltd | Gateway device |
KR100367690B1 (en) * | 2000-12-04 | 2003-01-14 | (주)실리콘세븐 | Asynchronous SRAM using DRAM cell and Operating Method thereof |
US6590800B2 (en) * | 2001-06-15 | 2003-07-08 | Augustine Wei-Chun Chang | Schottky diode static random access memory (DSRAM) device, a method for making same, and CFET based DTL |
KR100481818B1 (en) * | 2002-07-24 | 2005-04-11 | (주)실리콘세븐 | SRAM compatible and Burst Accessible Synchronous Memory Device using DRAM cell and Operating Method thereof |
US7312636B2 (en) * | 2006-02-06 | 2007-12-25 | Mosaid Technologies Incorporated | Voltage level shifter circuit |
-
1990
- 1990-04-06 GB GB909007790A patent/GB9007790D0/en active Pending
-
2000
- 2000-04-13 US US09/548,879 patent/US6278640B1/en not_active Expired - Fee Related
-
2001
- 2001-07-31 US US09/919,752 patent/US6603703B2/en not_active Expired - Fee Related
-
2003
- 2003-06-17 US US10/463,194 patent/US20040037155A1/en not_active Abandoned
-
2004
- 2004-03-02 US US10/791,437 patent/US7038937B2/en not_active Expired - Fee Related
-
2006
- 2006-03-30 US US11/396,306 patent/US7535749B2/en not_active Expired - Fee Related
-
2009
- 2009-03-16 US US12/405,153 patent/US8023314B2/en not_active Expired - Fee Related
Patent Citations (73)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3801831A (en) * | 1972-10-13 | 1974-04-02 | Motorola Inc | Voltage level shifting circuit |
US3942047A (en) * | 1974-06-03 | 1976-03-02 | Motorola, Inc. | MOS DC Voltage booster circuit |
US4000412A (en) * | 1974-06-05 | 1976-12-28 | Rca Corporation | Voltage amplitude multiplying circuits |
US3980899A (en) * | 1974-10-30 | 1976-09-14 | Hitachi, Ltd. | Word line driver circuit in memory circuit |
US4279010A (en) * | 1975-08-14 | 1981-07-14 | Mitsuo Morihisa | DC-DC Converter for solid state watches |
US4039862A (en) * | 1976-01-19 | 1977-08-02 | Rca Corporation | Level shift circuit |
US4080539A (en) * | 1976-11-10 | 1978-03-21 | Rca Corporation | Level shift circuit |
US4271461A (en) * | 1978-05-16 | 1981-06-02 | Siemens Aktiengesellschaft | Clock-controlled DC converter |
US4344005A (en) * | 1978-07-18 | 1982-08-10 | Rca Corporation | Power gated decoding |
US4189782A (en) * | 1978-08-07 | 1980-02-19 | Rca Corporation | Memory organization |
US4543500A (en) * | 1978-09-22 | 1985-09-24 | Texas Instruments Incorporated | High performance dynamic sense amplifier voltage boost for row address lines |
US4208595A (en) * | 1978-10-24 | 1980-06-17 | International Business Machines Corporation | Substrate generator |
US4307333A (en) * | 1980-07-29 | 1981-12-22 | Sperry Corporation | Two way regulating circuit |
US4403158A (en) * | 1981-05-15 | 1983-09-06 | Inmos Corporation | Two-way regulated substrate bias generator |
US4433253A (en) * | 1981-12-10 | 1984-02-21 | Standard Microsystems Corporation | Three-phase regulated high-voltage charge pump |
US4486670A (en) * | 1982-01-19 | 1984-12-04 | Intersil, Inc. | Monolithic CMOS low power digital level shifter |
US4442481A (en) * | 1982-04-07 | 1984-04-10 | Honeywell Inc. | Low power decoder circuit |
US4612462A (en) * | 1982-04-24 | 1986-09-16 | Tokyo Shibaura Denki Kabushiki Kaisha | Logic circuit having voltage booster |
US4697252A (en) * | 1983-03-10 | 1987-09-29 | Tokyo Shibaura Denki Kabushiki Kaisha | Dynamic type semiconductor memory device |
US4716313A (en) * | 1983-06-15 | 1987-12-29 | Hitachi, Ltd. | Pulse drive circuit |
US4581546A (en) * | 1983-11-02 | 1986-04-08 | Inmos Corporation | CMOS substrate bias generator having only P channel transistors in the charge pump |
US4881201A (en) * | 1984-05-25 | 1989-11-14 | Hitachi, Ltd. & Hitachi Microcomputer Engineering, Ltd. | Semiconductor integrated circuit device |
US4692638A (en) * | 1984-07-02 | 1987-09-08 | Texas Instruments Incorporated | CMOS/NMOS decoder and high-level driver circuit |
US4740918A (en) * | 1984-08-10 | 1988-04-26 | Fujitsu Limited | Emitter coupled semiconductor memory device having a low potential source having two states |
US4656373A (en) * | 1984-11-26 | 1987-04-07 | Rca Corporation | High-speed voltage level shift circuit |
US4857763A (en) * | 1985-01-26 | 1989-08-15 | Kabushiki Kaisha Toshiba | MOS semiconductor integrated circuit in which the production of hot carriers near the drain of a short n channel conductivity type MOS transistor is decreased |
US4583157A (en) * | 1985-02-08 | 1986-04-15 | At&T Bell Laboratories | Integrated circuit having a variably boosted node |
US4628214A (en) * | 1985-05-22 | 1986-12-09 | Sgs Semiconductor Corporation | Back bias generator |
US4811304A (en) * | 1985-06-20 | 1989-03-07 | Mitsubishi Denki Kabushiki Kaisha | MDS decoder circuit with high voltage suppression of a decoupling transistor |
US4670861A (en) * | 1985-06-21 | 1987-06-02 | Advanced Micro Devices, Inc. | CMOS N-well bias generator and gating system |
US4837462A (en) * | 1985-07-22 | 1989-06-06 | Hitachi, Ltd. | Semiconductor decoder circuit having switching means for preventing counterflow |
US4730132A (en) * | 1985-07-22 | 1988-03-08 | Hitachi, Ltd. | Semiconductor device having bipolar transistor and insulated gate field effect transistor with two potential power source |
US5086238A (en) * | 1985-07-22 | 1992-02-04 | Hitachi, Ltd. | Semiconductor supply incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions |
US4621315A (en) * | 1985-09-03 | 1986-11-04 | Motorola, Inc. | Recirculating MOS charge pump |
US4642798A (en) * | 1985-10-01 | 1987-02-10 | Intel Corporation | CMOS E2 PROM decoding circuit |
US4689504A (en) * | 1985-12-20 | 1987-08-25 | Motorola, Inc. | High voltage decoder |
US4807190A (en) * | 1986-03-12 | 1989-02-21 | Hitachi Ltd. | Semiconductor integrated circuit device |
US5377156A (en) * | 1986-07-18 | 1994-12-27 | Hitachi, Ltd. | Semiconductor device incorporating main and stand-by boosted internal power supply for compensating for deviation on operating condition and fabrication process conditions |
US5197033A (en) * | 1986-07-18 | 1993-03-23 | Hitachi, Ltd. | Semiconductor device incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions |
US4873673A (en) * | 1986-12-03 | 1989-10-10 | Hitachi, Ltd. | Driver circuit having a current mirror circuit |
US4751679A (en) * | 1986-12-22 | 1988-06-14 | Motorola, Inc. | Gate stress test of a MOS memory |
US4843256A (en) * | 1986-12-23 | 1989-06-27 | Jenoptik Jena Gmbh | Controlled CMOS substrate voltage generator |
US4878201A (en) * | 1987-01-28 | 1989-10-31 | Nec Corporation | Semiconductor memory device having an improved timing signal generator for the column selection circuit |
US4951259A (en) * | 1987-02-18 | 1990-08-21 | Hitachi, Ltd. | Semiconductor memory device with first and second word line drivers |
US4798977A (en) * | 1987-02-26 | 1989-01-17 | Kabushiki Kaisha Toshiba | Word line driver for use in a semiconductor memory |
US4814647A (en) * | 1987-04-06 | 1989-03-21 | Texas Instruments Incorporated | Fast rise time booting circuit |
US4906056A (en) * | 1987-04-14 | 1990-03-06 | Mitsubishi Denki Kabushiki Kaisha | High speed booster circuit |
US5101381A (en) * | 1987-08-31 | 1992-03-31 | Oki Electric Industry Co., Ltd. | Control circuit for EEPROM |
US5262999A (en) * | 1988-06-17 | 1993-11-16 | Hitachi, Ltd. | Large scale integrated circuit for low voltage operation |
US5297097A (en) * | 1988-06-17 | 1994-03-22 | Hitachi Ltd. | Large scale integrated circuit for low voltage operation |
US4888738A (en) * | 1988-06-29 | 1989-12-19 | Seeq Technology | Current-regulated, voltage-regulated erase circuit for EEPROM memory |
US5018107A (en) * | 1988-10-25 | 1991-05-21 | Fujitsu Limited | Semiconductor memory device |
US5031149A (en) * | 1988-11-21 | 1991-07-09 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device having, at the prestage of an address decoder, a level shifter for generating a program voltage |
US4961007A (en) * | 1988-12-08 | 1990-10-02 | Mitsubishi Denki Kabushiki Kaisha | Substrate bias potential generator of a semiconductor integrated circuit device and a generating method therefor |
US5010259A (en) * | 1988-12-28 | 1991-04-23 | Mitsubishi Denki Kabushiki Kaisha | Voltage boosting circuit and operating method thereof |
US5150325A (en) * | 1989-03-20 | 1992-09-22 | Hitachi, Ltd. | Bi-CMOS semiconductor memory device, including improved layout structure and testing method |
US5311476A (en) * | 1989-03-20 | 1994-05-10 | Hitachi, Ltd. | Semiconductor memory, components and layout arrangements thereof, and method of testing the memory |
US5038327A (en) * | 1989-09-20 | 1991-08-06 | Fujitsu Limited | Decoder circuit of erasable programmable read only memory for avoiding erroneous operation caused by parasitic capacitors |
US5264743A (en) * | 1989-12-08 | 1993-11-23 | Hitachi, Ltd. | Semiconductor memory operating with low supply voltage |
US5159215A (en) * | 1990-02-26 | 1992-10-27 | Nec Corporation | Decoder circuit |
US5038325A (en) * | 1990-03-26 | 1991-08-06 | Micron Technology Inc. | High efficiency charge pump circuit |
US5023465A (en) * | 1990-03-26 | 1991-06-11 | Micron Technology, Inc. | High efficiency charge pump circuit |
US5059815A (en) * | 1990-04-05 | 1991-10-22 | Advanced Micro Devices, Inc. | High voltage charge pumps with series capacitors |
US5751643A (en) * | 1990-04-06 | 1998-05-12 | Mosaid Technologies Incorporated | Dynamic memory word line driver |
US5307315A (en) * | 1990-06-01 | 1994-04-26 | Kabushiki Kaisha Toshiba | Integrated semiconductor memory with internal voltage booster of lesser dependency on power supply voltage |
US5103113A (en) * | 1990-06-13 | 1992-04-07 | Texas Instruments Incorporated | Driving circuit for providing a voltage boasted over the power supply voltage source as a driving signal |
US5208776A (en) * | 1990-07-31 | 1993-05-04 | Texas Instruments, Incorporated | Pulse generation circuit |
US5196996A (en) * | 1990-08-17 | 1993-03-23 | Hyundai Electronics Industries Co., Ltd. | High voltage generating circuit for semiconductor devices having a charge pump for eliminating diode threshold voltage losses |
US5276646A (en) * | 1990-09-25 | 1994-01-04 | Samsung Electronics Co., Ltd. | High voltage generating circuit for a semiconductor memory circuit |
US5323354A (en) * | 1991-02-15 | 1994-06-21 | Hitachi, Ltd. | Semiconductor memory device including arrangements to facilitate battery backup |
US5351217A (en) * | 1991-12-24 | 1994-09-27 | Goldstar Electron Co., Ltd. | Word line voltage supply circuit |
US5347488A (en) * | 1992-02-20 | 1994-09-13 | Oki Electric Industry Co., Ltd. | Semiconductor memory device for generating a controlling signal to select a word line |
US5912564A (en) * | 1996-03-26 | 1999-06-15 | Oki Electric Industry Co., Ltd. | Voltage-boosting circuit with mode signal |
Also Published As
Publication number | Publication date |
---|---|
US6278640B1 (en) | 2001-08-21 |
US20090237981A1 (en) | 2009-09-24 |
US20050018523A1 (en) | 2005-01-27 |
US20010046162A1 (en) | 2001-11-29 |
US8023314B2 (en) | 2011-09-20 |
US6603703B2 (en) | 2003-08-05 |
US7038937B2 (en) | 2006-05-02 |
GB9007790D0 (en) | 1990-06-06 |
US7535749B2 (en) | 2009-05-19 |
US20070025137A1 (en) | 2007-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7535749B2 (en) | Dynamic memory word line driver scheme | |
US6061277A (en) | Dynamic memory word line driver scheme | |
KR960011206B1 (en) | Word-line driving circuit of semiconductor memory device | |
US5566120A (en) | Apparatus and method for controlling transistor current leakage | |
US7560976B2 (en) | Method of operating a semiconductor device and the semiconductor device | |
US5550504A (en) | Dram using word line potential control circuit | |
EP0905904B1 (en) | Semiconductor integrated circuit having tri-state logic gate circuit | |
US5751643A (en) | Dynamic memory word line driver | |
US5940339A (en) | Circuit and method for a memory device with p-channel isolation gates | |
US4204277A (en) | Dynamic read-write random access memory | |
KR0167295B1 (en) | Sense amplifier circuit for low power | |
US5255232A (en) | DRAM cell plate and precharge voltage generator | |
KR100297717B1 (en) | I/O sense amplifier of semiconductor memory and semiconductor memory using the same | |
US5369620A (en) | Dynamic random access memory device having column selector for selecting data lines connectable with bit lines | |
US6711078B2 (en) | Writeback and refresh circuitry for direct sensed DRAM macro | |
US20040090817A1 (en) | Split local and continuous bitline requiring fewer wires | |
US6137715A (en) | Static random access memory with rewriting circuit | |
EP0468463B1 (en) | Semiconductor memory device | |
JPH07169261A (en) | Semiconductor memory device | |
JP3243828B2 (en) | Semiconductor integrated circuit | |
GB2260839A (en) | Data transmission circuit for a semiconductor memory | |
JP2549235B2 (en) | Semiconductor memory device | |
JPH0745074A (en) | Semiconductor memory device | |
JPH06150656A (en) | Semiconductor memory device | |
JPH06349291A (en) | Access time speed-up circuit for semiconductor integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION |