US20030231047A1 - Pulse forming converter - Google Patents
Pulse forming converter Download PDFInfo
- Publication number
- US20030231047A1 US20030231047A1 US10/461,709 US46170903A US2003231047A1 US 20030231047 A1 US20030231047 A1 US 20030231047A1 US 46170903 A US46170903 A US 46170903A US 2003231047 A1 US2003231047 A1 US 2003231047A1
- Authority
- US
- United States
- Prior art keywords
- pulse
- load
- transistor
- circuit
- recited
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
- H02M3/1584—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load with a plurality of power processing stages connected in parallel
Definitions
- the present invention relates generally to pulse forming networks.
- the present invention relates to pulse forming converters and pulse generating interleaved converters.
- a Pulse Forming Converter (“PFC”) is an electronic circuit that generates high power current pulses or voltage pulses that are delivered to an electrical load. Part of the goal of a PFC is to shape electrical pulses in terms of amplitude, pulse width, and duty cycle. PFC's are utilized to drive a variety of loads, including resistive loads, leading and lagging power factor loads and non-linear loads such as high power laser diodes. However, currently many types of PFC's operate with relatively low efficiency, and some even require a great deal of cooling support hardware.
- FIG. 1 shows a linear pulse generator 10 that is a foundation example of the elements in a PFC. It consists of an amplifier which is a control mechanism 11 having a current command input 11 a , a current sense device 12 , a power transistor 13 and a power source 14 shown as a battery. The amplifier uses feedback to compare the sensed current with a current command and adjusts the drive to the power transistor to obtain the desired pulse amplitude and pulse width at the load. Such loads 16 may vary, but are shown in the Figure as a series of laser diodes. For clarity of discussion, FIG. 1A shows a typical current pulse with portions defined that are important characteristics for a PFC.
- the power dissipated in the power transistor is equal to the product of the voltage across the transistor switch 13 times the load current 17 . This high power dissipation limits the amount of power that can be obtained from this device. Cooling hardware that is heavy and occupies a large volume may even be needed to maintain an acceptable operating temperature in the power transistor 13 .
- FIG. 2 shows a good example of pulse forming network 20 utilizing a Buck switching converter.
- the Buck switching converter shown is used to regulate direct current (DC) in a load by regulating a DC current to a load 21 that is equal to a steady state commanded current.
- the load 21 can be a resistor, or a reactive load such as a resistor and capacitor in parallel. It can also be any of several electrical devices including DC motors and laser diodes.
- the power source 22 is shown as a battery 23 with series resistance Rs 24 . The power can be from other sources including a DC generator or rectified utility power.
- Capacitor C 1 26 reduces ripple on input voltage Vin 27 .
- Operation of the Buck switching converter is as follows.
- An oscillator 28 sends out pulses at a fixed frequency.
- the first pulse sets the output Q 29 of the flip/flop 31 high.
- This turns on transistor switch 32 , which is shown as a bi-polar transistor, but may be other suitable transistors such as field effect transistors (“FETs”) or power MOSFETs.
- FETs field effect transistors
- a voltage equal to (Vin ⁇ Vo) is applied across the inductor L1 33 .
- the current in L1 increases at a rate defined by (Vin ⁇ Vo)/L1.
- the current in the transistor switch is measured by current sensor 34 .
- the sensed current is compared to current established by commanded current 36 at comparator 37 .
- the output of the comparator 37 resets the output Q 29 of the flip/flop 31 to a low value that turns off the transistor switch 32 .
- Diode D 1 38 conducts and provides a path for current to continue to flow through the inductor to the load 21 after switch 32 has been turned off. With the transistor 32 off, the inductor current decreases at a rate of Vo/L1.
- the Buck switching converter 20 can be used as a pulse generator by gating it on and off.
- An advantage of the Buck switching converter 20 over the linear pulse generator 10 is high efficiency. Because the transistor switch is either ON or OFF, it has low power dissipation. This reduces the cooling requirement.
- a disadvantage of the Buck switching converter pulse generator 20 is slow rise time.
- the pulse rise time is inversely proportional to the inductor value. In other words, decreasing the value of L1 reduces rise time.
- the penalty for decreasing the value of L1 is increased load ripple current.
- the present invention comprises a scalable, interleaved pulse forming converter having 2 Buck switching converter modules each contributing half to the total load of the circuit. Synchronization pulses to the two modules are set 180 degrees out of phase of each other to reduce ripple current. Additional embodiments are shown in which module interleaving may be utilized to further reduce ripple current and increase power, as well as to electrically isolate the load from input or battery ground.
- FIG. 1 is a circuit diagram showing the basic elements in a linear pulse generator
- FIG. 1A shows a typical current pulse with portions defined that are important characteristics for a PFC
- FIG. 2 is a circuit diagram of a common switching converter
- FIG. 3A is a circuit diagram of an improved pulse forming converter
- FIG. 3A- 1 is an example of a synchronization controller for the circuit diagram in FIG. 3A with comparable waveforms
- FIG. 3B is a waveform diagram showing expectant signals associated with the circuit shown in FIG. 3A;
- FIG. 3C is a circuit diagram of the embodiment shown in FIG. 3A of the improved pulse forming converter generalized to N phases;
- FIG. 3C- 1 is an example of a synchronization controller for the circuit diagram in FIG. 3C with comparable waveforms
- FIG. 3C- 2 is another example of a synchronization controller for the circuit diagram in FIG. 3C with comparable waveforms
- FIG. 4 is a circuit diagram of the embodiment shown in FIG. 3C with the load connected to ground;
- FIG. 5 is a circuit diagram of embodiment shown in FIG. 3C with isolated outputs.
- FIG. 3A shows the preferred embodiment 40 of the present PFC invention.
- the preferred embodiment consists of 2 Buck switching converter modules each contributing half of the total load current.
- a dashed line 41 surrounds one of the two Buck converter modules in FIG. 3A enclosing the primary elements for Buck converter modules referenced in FIG. 3C.
- Power switches Q 1 ( 46 ) and Q 2 ( 47 ) are shown as power MOSFETs, but may be any suitable power transistor meeting the power and switching demands of the load V d ( 48 ).
- the load 48 is shown in FIG. 3A as a series string of solid state laser diodes, but can be any type of load requiring pulsed current or voltage.
- Power switches Q 1 46 and Q 2 47 require a voltage rating greater than the source voltage Vb and a current rating greater than 1 ⁇ 2 i 0 peak.
- Diodes D 1 53 and D 2 54 also require a voltage rating greater than Vb and a current rating greater than 1 ⁇ 2 i 0 peak.
- Capacitor C 1 49 requires a voltage rating greater than Vb.
- the individual Buck controller modules A 1 ( 51 )-A 2 ( 52 ) operate as previously described, but with special synchronization such that they are interleaved and pulse width modulated to control current.
- Current sensors (“i-sense”) 44 and 45 accurately sense current flow at the position in the circuit as shown through the use of a hall effect transer or other suitable current sensors. Each current sensor has a current rating greater than 1 ⁇ 2 i 0 peak.
- Controllers A 1 and A 2 are synchronized so that Q 1 turns on at time to and Q 2 turns on at t 0 +T/2, with T equal to the pulse width clock period.
- the synchronization pulses generated by synchronization controller 42 to the 2 modules are set 180 degrees out-of-phase with each other. This causes the load ripple current to sum together in a manner that cancels the ripple to a great degree.
- FIG. 3A- 1 shows one strategy 91 for implementing the synchronization controller 42 along with waveforms which clarify the controller operation.
- a load current pulse is initiated by a logic high signal via an ON/OFF command pulse 92 into the enable input of the oscillator 93 as shown.
- the pulse ON/OFF command 92 stays high for the duration of the output load current pulse.
- a high frequency pulse train typically 100 kHz to 10 MHz
- B 94 is generated by the oscillator 93 and is sent to a flip/flop 96 .
- the flip/flop 96 generates two signals, C 97 and D 98 , which are out of phase.
- a dual “one-shot” i.e.
- a dual monostable multivibrator with Schmitt-trigger input such as an LS123 IC 99 receives these signals and generates signal SYNC 1 101 which is a narrow pulse that occurs at the rising edge of signal C 97 .
- the one-shot 99 also generates signal SYNC 2 102 which is a narrow pulse that occurs at the rising edge of signal D 98 .
- SYNC 1 101 and SYNC 2 102 switch the two Buck converters 180 degrees out-of-phase in order to minimize ripple current in the output load pulse.
- the output load pulse is terminated when the pulse ON/OFF command 92 is set to logic low.
- a series of output pulses can be generated with programmable pulse widths and duty cycles by switching the pulse ON/OFF command 92 high and low with desired timing.
- the current command signal 43 sets the output pulse amplitude by providing the reference to each Buck converter's internal comparator as described in circuit 20 .
- the pulse amplitude can be programmed to different amplitudes as desired by adjusting the current command voltage. This programming can be done by various means such as adjusting a potentiometer, or from a D-to-A (“digital-to-analog”) converter that receives the amplitude setting from a computer, as is known.
- An alternate method for controlling pulse width and duty cycle is to set the current command signal 43 to zero, set the power ON/OFF command to logic high, and set the current command signal 43 to the desired command amplitude for a desired pulse width time, then back to zero. This can be repeated at the desired repetition frequency to control duty cycle.
- the present invention uses the described interleaved converter technique to generate high power pulses with fast rise and fall times, and low ripple currents. For example, if we compare the 2 inductors in the 2 stage PFC 40 to the single inductor in the previously discussed Buck switching converter 20 .
- the weight of the magnetic core in an inductor is proportional to the square of the current in the inductor.
- the sum of the weight of the 2 cores in the 2 stage PFC is 1 ⁇ 2 the weight of the single core in the equivalent single stage Buck switching converter. Because the 2 inductors are in parallel, the pulse rise time for the 2 stage PFC is half the time for the 1 stage Buck switching converter.
- FIG. 3B shows typical waveforms resulting from the circuit 40 described in FIG. 3A.
- FIG. 3B depicts a snapshot of waveforms in the middle of a pulse with the synchronization controller 42 setting the switching frequencies of Q 1 ( 46 ) and Q 2 ( 47 ) to turn each on when 180° out-of-phase as shown.
- ripple currents in inductors L1( 56 ) and L2( 57 ) are 180° out-of-phase and output current i 0 ( 58 ) equals the sum of currents in L1 and L2.
- FIG. 3C shows another embodiment 60 of the invention with N interleaved converter modules.
- Each module 61 - 63 is connected as shown and receives current command signals from current command source 64 as in circuit 20 .
- Synchronization pulses are sent to each module from synchronization controller 66 and are out-of-phase with each other so the load ripple current is minimized.
- FIG. 3C- 1 shows one strategy 111 for implementing the synchronization controller 66 shown in FIG. 3C, along with resultant waveforms during its operation.
- a load current pulse is initiated by a logic high signal from a pulse ON/OFF command C 112 with the pulse ON/OFF command 112 staying high for the duration of the output load pulse.
- a high frequency pulse train (typically 100 kHz to 10 MHz) B 114 from the oscillator 113 is passed by an AND gate 116 and a signal D 117 sent to a shift register 118 .
- the shift register 118 has “N” parallel outputs 119 and performs the function of dividing the input frequency of signal D 117 by “N” and time shifting each successive output by one input clock cycle.
- the N-channel one-shot 121 receives these signals 119 and generates output signals SYNC 1 122 , SYNC 2 123 , through SYNC N 124 as shown. These sync signals 122 - 124 are spaced (360/N) degrees out-of-phase in order to minimize ripple current in the output load pulse.
- the output load pulse is terminated when the pulse ON/OFF command 112 is set to logic low.
- a series of output pulses can be generated with programmable pulse widths and duty cycles by switching the pulse ON/OFF command 112 high and low with the desired timing.
- These control commands can be generated in several ways, including microprocessor control, discrete digital logic or with a programmable logic device, as is known. Current command signals are generated from current command source 64 as in circuit 40 .
- FIG. 3C- 2 shows the preferred strategy 131 for implementing the synchronization controller 66 along with waveforms which clarify the controller operation.
- a load current pulse is initiated via a logic high signal from pulse ON/OFF command B 132 with the command staying high for the duration of the output load pulse (i.e. the pulse propagated through the load).
- a high frequency clock signal labeled C 134 (typically 100 kHz to 10 MHz) is generated by an oscillator 133 .
- the clock signal C 134 is divided by four in element 137 and sent D 138 to a shift register 139 .
- the shift register 139 has “N” parallel outputs 141 and performs the standard function of dividing the input frequency by “N” and time shifting each successive output by one cycle.
- the N-phase digital one-shot 142 receives these signals 141 and generates output signals SYNC 1 143 , SYNC 2 144 through and including SYNC N 146 as shown. These sync signals 143 - 146 are spaced (360/N) degrees out-of-phase in order to minimize ripple current in the output load pulse.
- the output load pulse is terminated when the pulse ON/OFF command 132 is set to a logic low.
- a series of output pulses can be generated with programmable pulse widths and duty cycles by switching the pulse ON/OFF command 132 high and low with desired timing.
- These pulse ON/OFF control commands 132 can be generated in several ways, including microprocessor control, discrete digital logic, or with a programmable logic device, as are known.
- FIG. 4 one will see that the circuit shown in FIG. 3C has been reconfigured to permanently connect the load to circuit ground.
- This configuration 70 is required in some applications for equipment safety or operational reasons.
- the command controller 71 and sync controller 72 for configuration 70 are the same as for configuration 60 with one modification. Since the power transistors Q 1 , Q 2 through QN are connected to Vb, an isolated transistor driver is needed for each transistor to protect the control circuit from high voltage.
- FIG. 5 shows embodiment 60 shown in 3 C with outputs isolated.
- This configuration 80 allows for delivering power pulses to loads that are not or cannot be grounded to the Vb source ground.
- the command controller 82 and sync controller 81 for configuration 80 are the same as for configuration 60 .
- the successful lab prototypes of embodiment 60 with the 5 interleaved Buck converters utilized elements having the following values: the oscillator frequency was 600 kHz, the input filter capacitor C 1 was 10 microfarads, inductors L1 through L5 each measured 30 microhenrys, the power transistors (i.e. power MOSFETs) Q 1 -Q 5 and the power diodes D 1 -D 5 each had voltage ratings of 600 volts and current ratings of 50 amps.
- the oscillator frequency was 600 kHz
- the input filter capacitor C 1 was 10 microfarads
- inductors L1 through L5 each measured 30 microhenrys
- the power transistors (i.e. power MOSFETs) Q 1 -Q 5 each had voltage ratings of 600 volts and current ratings of 50 amps.
- the disclosed PFC invention is not limited to the Buck converter topology, but is susceptible to other switching converter topologies used for building DC output power supplies which can be interleaved to form a PFC.
- These converter topologies include the Forward, Boost, Flyback, Push-Pull, Half-Bridge, Full-Bridge, Sepic and Buck-Boost.
Abstract
Description
- This application claims the benefit of filing priority under 35 U.S.C. §119 and 37 C.F.R. §1.78 of the co-pending U.S. Provisional Application Serial No. 60/388,539 filed Jun. 13, 2002, for and Improved Pulse Forming Converter. All information diclosed in that prior pending provisional application is incorporated herein by reference.
- The present invention relates generally to pulse forming networks. In particular, the present invention relates to pulse forming converters and pulse generating interleaved converters.
- A Pulse Forming Converter (“PFC”) is an electronic circuit that generates high power current pulses or voltage pulses that are delivered to an electrical load. Part of the goal of a PFC is to shape electrical pulses in terms of amplitude, pulse width, and duty cycle. PFC's are utilized to drive a variety of loads, including resistive loads, leading and lagging power factor loads and non-linear loads such as high power laser diodes. However, currently many types of PFC's operate with relatively low efficiency, and some even require a great deal of cooling support hardware.
- Designers of PFC's esteem the following characteristics of PFC's, which heretofore have been elusive to achieve with today's circuits:
- 1. Generate current pulses (or voltage pulses) with precisely controlled amplitude and/or pulse width;
- 2. Programmable pulse amplitude;
- 3. Programmable pulse width;
- 4. Programmable duty cycle or repetition rate;
- 5. High efficiency;
- 6. Lightweight;
- 7. Fast pulse rise time and fall time;
- 8. Low current ripple;
- FIG. 1 shows a
linear pulse generator 10 that is a foundation example of the elements in a PFC. It consists of an amplifier which is acontrol mechanism 11 having acurrent command input 11 a, acurrent sense device 12, apower transistor 13 and apower source 14 shown as a battery. The amplifier uses feedback to compare the sensed current with a current command and adjusts the drive to the power transistor to obtain the desired pulse amplitude and pulse width at the load.Such loads 16 may vary, but are shown in the Figure as a series of laser diodes. For clarity of discussion, FIG. 1A shows a typical current pulse with portions defined that are important characteristics for a PFC. - One undesirable characteristic of linear pulse generators is high power dissipation. The power dissipated in the power transistor is equal to the product of the voltage across the
transistor switch 13 times theload current 17. This high power dissipation limits the amount of power that can be obtained from this device. Cooling hardware that is heavy and occupies a large volume may even be needed to maintain an acceptable operating temperature in thepower transistor 13. - FIG. 2 shows a good example of
pulse forming network 20 utilizing a Buck switching converter. The Buck switching converter shown is used to regulate direct current (DC) in a load by regulating a DC current to aload 21 that is equal to a steady state commanded current. Theload 21 can be a resistor, or a reactive load such as a resistor and capacitor in parallel. It can also be any of several electrical devices including DC motors and laser diodes. Thepower source 22 is shown as abattery 23 withseries resistance Rs 24. The power can be from other sources including a DC generator or rectified utility power.Capacitor C1 26 reduces ripple oninput voltage Vin 27. - Operation of the Buck switching converter is as follows. An
oscillator 28 sends out pulses at a fixed frequency. The first pulse sets theoutput Q 29 of the flip/flop 31 high. This turns ontransistor switch 32, which is shown as a bi-polar transistor, but may be other suitable transistors such as field effect transistors (“FETs”) or power MOSFETs. A voltage equal to (Vin−Vo) is applied across theinductor L1 33. The current in L1 increases at a rate defined by (Vin−Vo)/L1. - The current in the transistor switch is measured by
current sensor 34. The sensed current is compared to current established by commanded current 36 atcomparator 37. When the sensed current exceeds the commanded current, the output of thecomparator 37 resets theoutput Q 29 of the flip/flop 31 to a low value that turns off thetransistor switch 32.Diode D1 38 conducts and provides a path for current to continue to flow through the inductor to theload 21 afterswitch 32 has been turned off. With thetransistor 32 off, the inductor current decreases at a rate of Vo/L1. - When the next pulse is sent by the
oscillator 28, thetransistor 32 is turned on and the process repeats. In this way, theBuck switching converter 20 can regulate peak current into a load. This control method is known as “pulse-width-modulation” because the “on” time of the transistor is modulated to control the output. - The
Buck switching converter 20 can be used as a pulse generator by gating it on and off. An advantage of theBuck switching converter 20 over thelinear pulse generator 10 is high efficiency. Because the transistor switch is either ON or OFF, it has low power dissipation. This reduces the cooling requirement. - A disadvantage of the Buck switching
converter pulse generator 20 is slow rise time. The pulse rise time is inversely proportional to the inductor value. In other words, decreasing the value of L1 reduces rise time. The penalty for decreasing the value of L1 is increased load ripple current. - Therefore, what is needed is a pulse forming converter that has improved efficiency over existing designs while maintaining fast waveform rise times, low ripple current in the load, and low weight and size.
- In summary, the present invention comprises a scalable, interleaved pulse forming converter having 2 Buck switching converter modules each contributing half to the total load of the circuit. Synchronization pulses to the two modules are set 180 degrees out of phase of each other to reduce ripple current. Additional embodiments are shown in which module interleaving may be utilized to further reduce ripple current and increase power, as well as to electrically isolate the load from input or battery ground.
- Other features and objects and advantages of the present invention will become apparent from a reading of the following description as well as a study of the appended drawings.
- A pulse forming converter incorporating the features of the invention is depicted in the attached drawings which form a portion of the disclosure and wherein:
- FIG. 1 is a circuit diagram showing the basic elements in a linear pulse generator;
- FIG. 1A shows a typical current pulse with portions defined that are important characteristics for a PFC;
- FIG. 2 is a circuit diagram of a common switching converter;
- FIG. 3A is a circuit diagram of an improved pulse forming converter;
- FIG. 3A-1 is an example of a synchronization controller for the circuit diagram in FIG. 3A with comparable waveforms;
- FIG. 3B is a waveform diagram showing expectant signals associated with the circuit shown in FIG. 3A;
- FIG. 3C is a circuit diagram of the embodiment shown in FIG. 3A of the improved pulse forming converter generalized to N phases;
- FIG. 3C-1 is an example of a synchronization controller for the circuit diagram in FIG. 3C with comparable waveforms;
- FIG. 3C-2 is another example of a synchronization controller for the circuit diagram in FIG. 3C with comparable waveforms;
- FIG. 4 is a circuit diagram of the embodiment shown in FIG. 3C with the load connected to ground; and,
- FIG. 5 is a circuit diagram of embodiment shown in FIG. 3C with isolated outputs.
- Referring to the drawings for a better understanding of the function and structure of the invention, FIG. 3A shows the
preferred embodiment 40 of the present PFC invention. - The preferred embodiment consists of 2 Buck switching converter modules each contributing half of the total load current. For clarity, a dashed
line 41 surrounds one of the two Buck converter modules in FIG. 3A enclosing the primary elements for Buck converter modules referenced in FIG. 3C. Power switches Q1 (46) and Q2 (47) are shown as power MOSFETs, but may be any suitable power transistor meeting the power and switching demands of the load Vd (48). Theload 48 is shown in FIG. 3A as a series string of solid state laser diodes, but can be any type of load requiring pulsed current or voltage. Power switchesQ1 46 andQ2 47 require a voltage rating greater than the source voltage Vb and a current rating greater than ½ i0 peak.Diodes D1 53 andD2 54 also require a voltage rating greater than Vb and a current rating greater than ½ i0 peak.Capacitor C1 49 requires a voltage rating greater than Vb. - The individual Buck controller modules A1(51)-A2(52) operate as previously described, but with special synchronization such that they are interleaved and pulse width modulated to control current. Current sensors (“i-sense”) 44 and 45 accurately sense current flow at the position in the circuit as shown through the use of a hall effect traducer or other suitable current sensors. Each current sensor has a current rating greater than ½ i0 peak. Controllers A1 and A2 are synchronized so that Q1 turns on at time to and Q2 turns on at t0+T/2, with T equal to the pulse width clock period. The synchronization pulses generated by
synchronization controller 42 to the 2 modules are set 180 degrees out-of-phase with each other. This causes the load ripple current to sum together in a manner that cancels the ripple to a great degree. - FIG. 3A-1 shows one
strategy 91 for implementing thesynchronization controller 42 along with waveforms which clarify the controller operation. A load current pulse is initiated by a logic high signal via an ON/OFF command pulse 92 into the enable input of theoscillator 93 as shown. The pulse ON/OFF command 92 stays high for the duration of the output load current pulse. A high frequency pulse train (typically 100 kHz to 10 MHz)B 94 is generated by theoscillator 93 and is sent to a flip/flop 96. The flip/flop 96 generates two signals,C 97 andD 98, which are out of phase. A dual “one-shot” (i.e. a dual monostable multivibrator with Schmitt-trigger input, such as an LS123 IC) 99 receives these signals and generatessignal SYNC 1 101 which is a narrow pulse that occurs at the rising edge ofsignal C 97. The one-shot 99 also generatessignal SYNC 2 102 which is a narrow pulse that occurs at the rising edge ofsignal D 98.SYNC 1 101 andSYNC 2 102 switch the two Buck converters 180 degrees out-of-phase in order to minimize ripple current in the output load pulse. The output load pulse is terminated when the pulse ON/OFF command 92 is set to logic low. A series of output pulses can be generated with programmable pulse widths and duty cycles by switching the pulse ON/OFF command 92 high and low with desired timing. These control commands can be generated in several ways, including microprocessor control, discrete digital logic or with a programmable logic device, as is known. - Theoretically, current ripple is completely cancelled at 50% duty cycle for the 2
converter PFC 40. At duty cycles other than 50%, the ripple current is reduced compared to the individual inductor currents, but is not completely eliminated. The input ripple current is also reduced compared to a single Buck switching converter. This reduces the ripple current requirement on capacitor C1 (49), allowing the use of a smaller capacitor. - The
current command signal 43 sets the output pulse amplitude by providing the reference to each Buck converter's internal comparator as described incircuit 20. The pulse amplitude can be programmed to different amplitudes as desired by adjusting the current command voltage. This programming can be done by various means such as adjusting a potentiometer, or from a D-to-A (“digital-to-analog”) converter that receives the amplitude setting from a computer, as is known. - An alternate method for controlling pulse width and duty cycle is to set the
current command signal 43 to zero, set the power ON/OFF command to logic high, and set thecurrent command signal 43 to the desired command amplitude for a desired pulse width time, then back to zero. This can be repeated at the desired repetition frequency to control duty cycle. - The present invention uses the described interleaved converter technique to generate high power pulses with fast rise and fall times, and low ripple currents. For example, if we compare the 2 inductors in the 2
stage PFC 40 to the single inductor in the previously discussedBuck switching converter 20. In general, the weight of the magnetic core in an inductor is proportional to the square of the current in the inductor. By using 2 inductors each operating at half the load current, the sum of the weight of the 2 cores in the 2 stage PFC is ½ the weight of the single core in the equivalent single stage Buck switching converter. Because the 2 inductors are in parallel, the pulse rise time for the 2 stage PFC is half the time for the 1 stage Buck switching converter. FIG. 3B shows typical waveforms resulting from thecircuit 40 described in FIG. 3A. - FIG. 3B depicts a snapshot of waveforms in the middle of a pulse with the
synchronization controller 42 setting the switching frequencies of Q1(46) and Q2(47) to turn each on when 180° out-of-phase as shown. In response, ripple currents in inductors L1(56) and L2(57) are 180° out-of-phase and output current i0(58) equals the sum of currents in L1 and L2. - An undesirable phenomenon known as sub-harmonic oscillation can occur in current regulating Buck converters at higher duty cycles. A standard technique applicable to DC to DC Buck converters, adding slope compensation, is effective to prevent this phenomenon in the interleaved Buck converters, such as depicted herein.
- The present invention can be generalized for any number of interleaved converter modules. FIG. 3C shows another
embodiment 60 of the invention with N interleaved converter modules. Each module 61-63 is connected as shown and receives current command signals fromcurrent command source 64 as incircuit 20. Synchronization pulses are sent to each module fromsynchronization controller 66 and are out-of-phase with each other so the load ripple current is minimized. - FIG. 3C-1 shows one
strategy 111 for implementing thesynchronization controller 66 shown in FIG. 3C, along with resultant waveforms during its operation. A load current pulse is initiated by a logic high signal from a pulse ON/OFF command C 112 with the pulse ON/OFF command 112 staying high for the duration of the output load pulse. A high frequency pulse train (typically 100 kHz to 10 MHz)B 114 from theoscillator 113 is passed by an ANDgate 116 and asignal D 117 sent to ashift register 118. Theshift register 118 has “N”parallel outputs 119 and performs the function of dividing the input frequency ofsignal D 117 by “N” and time shifting each successive output by one input clock cycle. The N-channel one-shot 121 receives thesesignals 119 and generatesoutput signals SYNC 1 122,SYNC 2 123, throughSYNC N 124 as shown. These sync signals 122-124 are spaced (360/N) degrees out-of-phase in order to minimize ripple current in the output load pulse. The output load pulse is terminated when the pulse ON/OFF command 112 is set to logic low. A series of output pulses can be generated with programmable pulse widths and duty cycles by switching the pulse ON/OFF command 112 high and low with the desired timing. These control commands can be generated in several ways, including microprocessor control, discrete digital logic or with a programmable logic device, as is known. Current command signals are generated fromcurrent command source 64 as incircuit 40. - FIG. 3C-2 shows the
preferred strategy 131 for implementing thesynchronization controller 66 along with waveforms which clarify the controller operation. A load current pulse is initiated via a logic high signal from pulse ON/OFF command B 132 with the command staying high for the duration of the output load pulse (i.e. the pulse propagated through the load). A high frequency clock signal labeled C 134 (typically 100 kHz to 10 MHz) is generated by anoscillator 133. Theclock signal C 134 is divided by four inelement 137 and sentD 138 to ashift register 139. Theshift register 139 has “N”parallel outputs 141 and performs the standard function of dividing the input frequency by “N” and time shifting each successive output by one cycle. The N-phase digital one-shot 142 receives thesesignals 141 and generatesoutput signals SYNC 1 143,SYNC 2 144 through and includingSYNC N 146 as shown. These sync signals 143-146 are spaced (360/N) degrees out-of-phase in order to minimize ripple current in the output load pulse. The output load pulse is terminated when the pulse ON/OFF command 132 is set to a logic low. A series of output pulses can be generated with programmable pulse widths and duty cycles by switching the pulse ON/OFF command 132 high and low with desired timing. These pulse ON/OFF control commands 132 can be generated in several ways, including microprocessor control, discrete digital logic, or with a programmable logic device, as are known. - Referring now to FIG. 4, one will see that the circuit shown in FIG. 3C has been reconfigured to permanently connect the load to circuit ground. This
configuration 70 is required in some applications for equipment safety or operational reasons. Thecommand controller 71 andsync controller 72 forconfiguration 70 are the same as forconfiguration 60 with one modification. Since the power transistors Q1, Q2 through QN are connected to Vb, an isolated transistor driver is needed for each transistor to protect the control circuit from high voltage. - FIG. 5 shows
embodiment 60 shown in 3C with outputs isolated. Thisconfiguration 80 allows for delivering power pulses to loads that are not or cannot be grounded to the Vb source ground. Thecommand controller 82 andsync controller 81 forconfiguration 80 are the same as forconfiguration 60. - Lab
observations implementing embodiment 40 shown in FIG. 3A in working prototypes driving laser diode loads resulted in the following values: (1) pulse amplitude is programmable from 35 amps to 55 amps at 90 volts to 160 volts; (2) pulse width is programmable from 50 microseconds to 5 milliseconds; (3) pulse repetition frequency is programmable from 1 Hz to 200 Hz; and (4) rise time and fall time are approximately 20 microseconds each with current ripple of +/−12% maximum. The input voltage Vb ranged from 200 volts to 350 volts (see the definitions in the waveform of FIG. 1A). - Lab
observations implementing embodiment 60 shown in FIG. 3C having 5 Buck converter modules and driving laser diode loads resulted in the following values: (1) pulse amplitude is programmable from 90 amps to 140 amps at 90 volts to 160 volts; (2) pulse width is programmable from 50 microseconds to 5 milliseconds; (3) pulse repetition rate is 1 Hz to 200 Hz; (4) rise time and fall time are approximately 20 microseconds each; and (5) current ripple is +/−5% maximum. For this example, the Input voltage Vb ranged from 200 volts to 350 volts (again, see the definitions of the waveform in FIG. 1A). - The successful lab prototypes of
embodiment 60 with the 5 interleaved Buck converters (N=5) utilized elements having the following values: the oscillator frequency was 600 kHz, the input filter capacitor C1 was 10 microfarads, inductors L1 through L5 each measured 30 microhenrys, the power transistors (i.e. power MOSFETs) Q1-Q5 and the power diodes D1-D5 each had voltage ratings of 600 volts and current ratings of 50 amps. - The disclosed PFC invention is not limited to the Buck converter topology, but is susceptible to other switching converter topologies used for building DC output power supplies which can be interleaved to form a PFC. These converter topologies include the Forward, Boost, Flyback, Push-Pull, Half-Bridge, Full-Bridge, Sepic and Buck-Boost.
- While I have shown my invention in one form, it will be obvious to those skilled in the art that it is not so limited but is susceptible of various changes and modifications without departing from the spirit thereof.
Claims (56)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/461,709 US20030231047A1 (en) | 2002-06-13 | 2003-06-13 | Pulse forming converter |
US11/174,368 US7009370B2 (en) | 2002-06-13 | 2005-07-01 | Pulse forming converter |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US38853902P | 2002-06-13 | 2002-06-13 | |
US10/461,709 US20030231047A1 (en) | 2002-06-13 | 2003-06-13 | Pulse forming converter |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/174,368 Continuation US7009370B2 (en) | 2002-06-13 | 2005-07-01 | Pulse forming converter |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030231047A1 true US20030231047A1 (en) | 2003-12-18 |
Family
ID=29736490
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/461,709 Abandoned US20030231047A1 (en) | 2002-06-13 | 2003-06-13 | Pulse forming converter |
US11/174,368 Expired - Lifetime US7009370B2 (en) | 2002-06-13 | 2005-07-01 | Pulse forming converter |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/174,368 Expired - Lifetime US7009370B2 (en) | 2002-06-13 | 2005-07-01 | Pulse forming converter |
Country Status (3)
Country | Link |
---|---|
US (2) | US20030231047A1 (en) |
AU (1) | AU2003243515A1 (en) |
WO (1) | WO2003106826A2 (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090134855A1 (en) * | 2007-11-28 | 2009-05-28 | Kostal Industrie Elektrik Gmbh | Method for controlling a direct current chopper controller |
CN101806865A (en) * | 2010-03-29 | 2010-08-18 | 深圳睿立方智能科技有限公司 | Detection device of internal resistance of cell and detection method thereof |
CN102769375A (en) * | 2011-05-02 | 2012-11-07 | 三菱电机株式会社 | Power semiconductor device having plurality of switching elements connected in parallel |
CN102811020A (en) * | 2011-05-30 | 2012-12-05 | 思科普有限责任公司 | Controller and method for controlling motor used for compressor |
FR2996966A1 (en) * | 2012-10-16 | 2014-04-18 | Technoboost | Power supply unit for supplying power to on-board electrical network of vehicle i.e. motor car, has synchronization device synchronizing operation of converters operating at variable frequencies and current generation of converters |
CN104427702A (en) * | 2013-09-04 | 2015-03-18 | 深圳市海洋王照明工程有限公司 | Ripple compensation circuit, BUCK type LED (light emitting diode) driver and lamp |
US20170345551A1 (en) * | 2016-05-30 | 2017-11-30 | Murata Manufacturing Co., Ltd. | Coil component and switching regulator |
US20210050708A1 (en) * | 2018-12-24 | 2021-02-18 | Beijing Voyager Technology Co., Ltd. | Multi-pulse generation for pulsed laser diodes using low-side drivers |
US20230238072A1 (en) * | 2022-01-26 | 2023-07-27 | Arm Limited | Control Circuitry and Methods for Converters |
US11929129B2 (en) * | 2022-01-26 | 2024-03-12 | Arm Limited | Control circuitry and methods for converters |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7298197B2 (en) * | 2003-08-18 | 2007-11-20 | Nxp B.V. | Multi-phase DC-DC converter with shared control |
US7262584B2 (en) * | 2004-02-19 | 2007-08-28 | Analog Modules, Inc | Efficient fast pulsed laser or light-emitting diode driver |
US7352145B2 (en) * | 2005-10-04 | 2008-04-01 | Delphi Technologies, Inc. | Voltage-sensitive oscillator frequency for rotor position detection scheme |
WO2008085091A1 (en) * | 2007-01-08 | 2008-07-17 | Dipolar Ab | Interleaved power factor corrector boost converter |
DE102007043603A1 (en) * | 2007-09-13 | 2009-03-19 | Robert Bosch Gmbh | Multiphase DC-DC converter |
DE202009008337U1 (en) * | 2009-06-12 | 2009-08-27 | Picolas Gmbh | Device for controlling a laser diode array |
US10128833B2 (en) * | 2015-07-31 | 2018-11-13 | Texas Instruments Incorporated | Millivolt power harvesting FET controller |
CN108575107B (en) * | 2016-01-20 | 2020-05-22 | 三菱电机株式会社 | Power conversion device and power conversion system |
US9887614B1 (en) | 2016-10-21 | 2018-02-06 | Semiconductor Components Industries, Llc | Apparatus, systems and methods for average current control in a buck DC/DC LED driver |
US9900942B1 (en) | 2016-10-21 | 2018-02-20 | Semiconductor Components Industries, Llc | Apparatus, systems and methods for average current and frequency control in a synchronous buck DC/DC LED driver |
US10528023B2 (en) * | 2016-12-22 | 2020-01-07 | General Dynamics-OTS. Inc. | Electric motor drive system for low-voltage motor |
US11579290B2 (en) | 2019-06-05 | 2023-02-14 | Stmicroelectronics (Research & Development) Limited | LIDAR system utilizing multiple networked LIDAR integrated circuits |
US11728621B2 (en) * | 2019-06-05 | 2023-08-15 | Stmicroelectronics (Research & Development) Limited | Voltage controlled steered VCSEL driver |
Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3059126A (en) * | 1959-03-27 | 1962-10-16 | Asea Ab | Device for producing a series of electric pulses |
US3191052A (en) * | 1960-02-01 | 1965-06-22 | Gen Time Corp | Trigger pulse former |
US3211915A (en) * | 1960-04-05 | 1965-10-12 | Westinghouse Electric Corp | Semiconductor saturating reactor pulsers |
US3303409A (en) * | 1963-01-25 | 1967-02-07 | Westinghouse Electric Corp | Current interrupting network for controlled rectifiers |
US3620200A (en) * | 1969-07-08 | 1971-11-16 | Ambac Ind | Booster circuit for ignition systems |
US4336587A (en) * | 1981-06-29 | 1982-06-22 | Boettcher Jr Charles W | High efficiency turn-off loss reduction network with active discharge of storage capacitor |
US4378586A (en) * | 1980-02-28 | 1983-03-29 | Siemens Aktiengesellschaft | Protective circuitry for semiconductor switches |
US4803378A (en) * | 1985-01-31 | 1989-02-07 | The Marconi Company Limited | Pulse generator |
US4812770A (en) * | 1986-05-16 | 1989-03-14 | Israel Aircraft Industries Ltd. | Saturable reactor current pulse generator |
US5079689A (en) * | 1989-11-23 | 1992-01-07 | Commissariat A L' | Pulse-type electric supply for a load equipped with means for diverting the electric power liable to be reflected by the load |
US5336864A (en) * | 1991-06-01 | 1994-08-09 | Charmilles Technologies Sa | Pulses generator for electrodischarge machining |
US5355295A (en) * | 1993-08-19 | 1994-10-11 | Westinghouse Electric Corporation | Series-parallel active power line conditioner utilizing temporary link energy boosting for enhanced peak voltage regulation capability |
US5359279A (en) * | 1989-11-23 | 1994-10-25 | Commissariat A L'energie Atomique | Pulsed electrical energy power supply |
US5936988A (en) * | 1997-12-15 | 1999-08-10 | Cymer, Inc. | High pulse rate pulse power system |
US6151346A (en) * | 1997-12-15 | 2000-11-21 | Cymer, Inc. | High pulse rate pulse power system with fast rise time and low current |
US6211657B1 (en) * | 2000-05-18 | 2001-04-03 | Communications & Power Industries, Inc. | Two stage power converter with interleaved buck regulators |
US6222356B1 (en) * | 1998-04-01 | 2001-04-24 | Siemens Aktiengesellschaft | Current mode switching regulator configured such that a measuring resistor is not needed to measure the current at an inductor |
US6342822B1 (en) * | 2000-11-28 | 2002-01-29 | Fairchild Semiconductor Corporation | Method and apparatus for implementing improved pulse width modulation |
US6366069B1 (en) * | 2001-02-01 | 2002-04-02 | Intel Corporation | Hysteretic-mode multi-phase switching regulator |
US20020140407A1 (en) * | 2001-03-30 | 2002-10-03 | Hwang Jeffrey H. | Power factor correction circuit arrangement |
US6518738B1 (en) * | 2000-03-29 | 2003-02-11 | Semiconductor Components Industries, Llc | Switching regulator control circuit with proactive transient response |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0770984B2 (en) * | 1990-07-10 | 1995-07-31 | 株式会社東芝 | LSI power supply circuit |
US5808453A (en) * | 1996-08-21 | 1998-09-15 | Siliconix Incorporated | Synchronous current sharing pulse width modulator |
US6043634A (en) * | 1998-12-22 | 2000-03-28 | Intel Corporation | Interleaved switching regulator |
US6278263B1 (en) * | 1999-09-01 | 2001-08-21 | Intersil Corporation | Multi-phase converter with balanced currents |
US6281666B1 (en) * | 2000-03-14 | 2001-08-28 | Advanced Micro Devices, Inc. | Efficiency of a multiphase switching power supply during low power mode |
US6271650B1 (en) * | 2000-04-13 | 2001-08-07 | Intel Corporation | Method and apparatus to provide a DC-DC converter with ripple regulation and multiphase current sharing |
US6246222B1 (en) * | 2000-08-30 | 2001-06-12 | National Semiconductor Corporation | Switching DC-to-DC converter and conversion method with rotation of control signal channels relative to paralleled power channels |
US6836103B2 (en) * | 2002-06-28 | 2004-12-28 | Microsemi Corporation | Method and apparatus for dithering auto-synchronization of a multiphase switching power converter |
US6801026B2 (en) * | 2002-12-20 | 2004-10-05 | Intel Corporation | Hysteretic DC-DC converters |
-
2003
- 2003-06-12 WO PCT/US2003/018484 patent/WO2003106826A2/en not_active Application Discontinuation
- 2003-06-12 AU AU2003243515A patent/AU2003243515A1/en not_active Abandoned
- 2003-06-13 US US10/461,709 patent/US20030231047A1/en not_active Abandoned
-
2005
- 2005-07-01 US US11/174,368 patent/US7009370B2/en not_active Expired - Lifetime
Patent Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3059126A (en) * | 1959-03-27 | 1962-10-16 | Asea Ab | Device for producing a series of electric pulses |
US3191052A (en) * | 1960-02-01 | 1965-06-22 | Gen Time Corp | Trigger pulse former |
US3211915A (en) * | 1960-04-05 | 1965-10-12 | Westinghouse Electric Corp | Semiconductor saturating reactor pulsers |
US3303409A (en) * | 1963-01-25 | 1967-02-07 | Westinghouse Electric Corp | Current interrupting network for controlled rectifiers |
US3620200A (en) * | 1969-07-08 | 1971-11-16 | Ambac Ind | Booster circuit for ignition systems |
US4378586A (en) * | 1980-02-28 | 1983-03-29 | Siemens Aktiengesellschaft | Protective circuitry for semiconductor switches |
US4336587A (en) * | 1981-06-29 | 1982-06-22 | Boettcher Jr Charles W | High efficiency turn-off loss reduction network with active discharge of storage capacitor |
US4803378A (en) * | 1985-01-31 | 1989-02-07 | The Marconi Company Limited | Pulse generator |
US4812770A (en) * | 1986-05-16 | 1989-03-14 | Israel Aircraft Industries Ltd. | Saturable reactor current pulse generator |
US5359279A (en) * | 1989-11-23 | 1994-10-25 | Commissariat A L'energie Atomique | Pulsed electrical energy power supply |
US5079689A (en) * | 1989-11-23 | 1992-01-07 | Commissariat A L' | Pulse-type electric supply for a load equipped with means for diverting the electric power liable to be reflected by the load |
US5336864A (en) * | 1991-06-01 | 1994-08-09 | Charmilles Technologies Sa | Pulses generator for electrodischarge machining |
US5355295A (en) * | 1993-08-19 | 1994-10-11 | Westinghouse Electric Corporation | Series-parallel active power line conditioner utilizing temporary link energy boosting for enhanced peak voltage regulation capability |
US5936988A (en) * | 1997-12-15 | 1999-08-10 | Cymer, Inc. | High pulse rate pulse power system |
US6151346A (en) * | 1997-12-15 | 2000-11-21 | Cymer, Inc. | High pulse rate pulse power system with fast rise time and low current |
US6222356B1 (en) * | 1998-04-01 | 2001-04-24 | Siemens Aktiengesellschaft | Current mode switching regulator configured such that a measuring resistor is not needed to measure the current at an inductor |
US6518738B1 (en) * | 2000-03-29 | 2003-02-11 | Semiconductor Components Industries, Llc | Switching regulator control circuit with proactive transient response |
US6211657B1 (en) * | 2000-05-18 | 2001-04-03 | Communications & Power Industries, Inc. | Two stage power converter with interleaved buck regulators |
US6342822B1 (en) * | 2000-11-28 | 2002-01-29 | Fairchild Semiconductor Corporation | Method and apparatus for implementing improved pulse width modulation |
US6366069B1 (en) * | 2001-02-01 | 2002-04-02 | Intel Corporation | Hysteretic-mode multi-phase switching regulator |
US20020140407A1 (en) * | 2001-03-30 | 2002-10-03 | Hwang Jeffrey H. | Power factor correction circuit arrangement |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8111055B2 (en) * | 2007-11-28 | 2012-02-07 | Kostal Industrie Elektrik Gmbh | Method for controlling a direct current chopper controller |
US20090134855A1 (en) * | 2007-11-28 | 2009-05-28 | Kostal Industrie Elektrik Gmbh | Method for controlling a direct current chopper controller |
CN101806865A (en) * | 2010-03-29 | 2010-08-18 | 深圳睿立方智能科技有限公司 | Detection device of internal resistance of cell and detection method thereof |
US8766702B2 (en) * | 2011-05-02 | 2014-07-01 | Mitsubishi Electric Corporation | Power semiconductor device having plurality of switching elements connected in parallel |
CN102769375A (en) * | 2011-05-02 | 2012-11-07 | 三菱电机株式会社 | Power semiconductor device having plurality of switching elements connected in parallel |
US20120280728A1 (en) * | 2011-05-02 | 2012-11-08 | Mitsubishi Electric Corporation | Power semiconductor device having plurality of switching elements connected in parallel |
CN102811020A (en) * | 2011-05-30 | 2012-12-05 | 思科普有限责任公司 | Controller and method for controlling motor used for compressor |
FR2996966A1 (en) * | 2012-10-16 | 2014-04-18 | Technoboost | Power supply unit for supplying power to on-board electrical network of vehicle i.e. motor car, has synchronization device synchronizing operation of converters operating at variable frequencies and current generation of converters |
CN104427702A (en) * | 2013-09-04 | 2015-03-18 | 深圳市海洋王照明工程有限公司 | Ripple compensation circuit, BUCK type LED (light emitting diode) driver and lamp |
US20170345551A1 (en) * | 2016-05-30 | 2017-11-30 | Murata Manufacturing Co., Ltd. | Coil component and switching regulator |
US10978238B2 (en) * | 2016-05-30 | 2021-04-13 | Murata Manuufacturing Co., Ltd. | Coil component and switching regulator |
US20210050708A1 (en) * | 2018-12-24 | 2021-02-18 | Beijing Voyager Technology Co., Ltd. | Multi-pulse generation for pulsed laser diodes using low-side drivers |
US11715930B2 (en) * | 2018-12-24 | 2023-08-01 | Beijing Voyager Technology Co., Ltd. | Multi-pulse generation for pulsed laser diodes using low-side drivers |
US20230238072A1 (en) * | 2022-01-26 | 2023-07-27 | Arm Limited | Control Circuitry and Methods for Converters |
US11929129B2 (en) * | 2022-01-26 | 2024-03-12 | Arm Limited | Control circuitry and methods for converters |
Also Published As
Publication number | Publication date |
---|---|
WO2003106826A2 (en) | 2003-12-24 |
WO2003106826A3 (en) | 2004-04-15 |
AU2003243515A1 (en) | 2003-12-31 |
US20050242793A1 (en) | 2005-11-03 |
US7009370B2 (en) | 2006-03-07 |
AU2003243515A8 (en) | 2003-12-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7009370B2 (en) | Pulse forming converter | |
EP1472777B1 (en) | Synthetic ripple regulator | |
US6922044B2 (en) | Synchronization of multiphase synthetic ripple voltage regulator | |
US6144194A (en) | Polyphase synchronous switching voltage regulators | |
US5886586A (en) | General constant frequency pulse-width modulators | |
US10291125B2 (en) | DC-DC converter having feedforward for enhanced output voltage regulation | |
US6348780B1 (en) | Frequency control of hysteretic power converter by adjusting hystersis levels | |
US7109691B2 (en) | Systems for auto-interleaving synchronization in a multiphase switching power converter | |
KR100794773B1 (en) | Dc-dc regulator with switching frequency responsive to load | |
US7005835B2 (en) | Method and apparatus for load sharing in a multiphase switching power converter | |
US6628106B1 (en) | Control method and circuit to provide voltage and current regulation for multiphase DC/DC converters | |
US6459602B1 (en) | DC-to-DC converter with improved transient response | |
US7453250B2 (en) | PWM controller with dual-edge modulation using dual ramps | |
US7592787B2 (en) | Adaptive firing order control for dynamic current balance of multiphase voltage regulators | |
US8400132B2 (en) | Method of switching a PWM multi-phase voltage converter | |
US20090108823A1 (en) | Control circuit and method for maintaining high efficiency in switching regulator | |
US6836103B2 (en) | Method and apparatus for dithering auto-synchronization of a multiphase switching power converter | |
US20090108820A1 (en) | Topology for a positive buck-boost switching regulator | |
US9793683B2 (en) | Digital pulse width modulation power supply with pico second resolution | |
WO2006031903A2 (en) | Switching power supply control | |
EP1087506A2 (en) | Frequency control of switch-mode power supply | |
US20060279268A1 (en) | Method for Operational Amplifier Output Clamping for Switching Regulators |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: PEI ELECTRONICS, INC., ALABAMA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DEATON, DONALD JOE;REEL/FRAME:014187/0690 Effective date: 20030612 |
|
AS | Assignment |
Owner name: DRS TEST & ENERGY MANAGEMENT, INC., ALABAMA Free format text: CHANGE OF NAME;ASSIGNOR:PEI ELECTRONICS, INC.;REEL/FRAME:014373/0365 Effective date: 20031112 |
|
AS | Assignment |
Owner name: WACHOVIA BANK, NATIONAL ASSOCIATION, NORTH CAROLIN Free format text: SECURITY AGREEMENT;ASSIGNOR:DRS TEST & ENERGY MANAGEMENT, INC.;REEL/FRAME:016237/0172 Effective date: 20050614 |
|
AS | Assignment |
Owner name: WACHOVIA BANK, NATIONAL ASSOCIATION, NORTH CAROLIN Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:DRS TEST & ENERGY MANAGEMENT, INC.;REEL/FRAME:017286/0483 Effective date: 20060131 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |