US20030197256A1 - Power conditioning substrate stiffener - Google Patents
Power conditioning substrate stiffener Download PDFInfo
- Publication number
- US20030197256A1 US20030197256A1 US10/341,906 US34190603A US2003197256A1 US 20030197256 A1 US20030197256 A1 US 20030197256A1 US 34190603 A US34190603 A US 34190603A US 2003197256 A1 US2003197256 A1 US 2003197256A1
- Authority
- US
- United States
- Prior art keywords
- pad
- conditioning
- interconnect
- power
- pcf
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Definitions
- the field of the invention is integrated circuit packaging.
- the present invention is directed to utilizing the “dead space” previously occupied by a metal stiffener in an integrated circuit package as a location for power conditioning and converting mechanisms such as de-coupling capacitors and planar transformers.
- FIG. 1 is a top perspective view of a first combination embodying the invention.
- FIG. 2 is an exploded cross-sectional view of the combination of FIG. 1.
- FIG. 3 is a detailed view of second combination embodying the invention.
- FIG. 4 is side cutaway view of a first FLIP-CHIP MLBGA combination embodying the invention.
- FIG. 5 is side cutaway view of a WIRE BONDED TBGA combination embodying the invention.
- FIG. 6 is side cutaway view of a second FLIP-CHIP MLBGA combination embodying the invention.
- FIG. 7 is an exploded perspective view of a sixth combination embodying the invention.
- FIG. 8 is a top view of the printed circuit card and IC of FIG. 7.
- FIG. 9 is a top view of the PCF of FIG. 7.
- FIG. 10 is an exploded perspective view of a seventh combination embodying the invention.
- FIG. 11 is a top view of the printed circuit board and IC of FIG. 10.
- FIG. 12 is a top view of the PCF of FIG. 10.
- An IC package typically comprises an interconnect to which an IC is connected, and a copper stiffening frame which either surrounds the IC or covers one side of the package.
- a power conditioning frame PCF comprising power conditioning and possibly converting mechanisms can be used. Power provided to the interconnect would pass through the PCF, back into the interconnect, and then into the IC.
- the standard frames take up a relatively large amount of space so power conditioning frames sized similarly can contain sizable decoupling capacitors. Moreover, by moving de-coupling capacitors and similar devices off of the interconnect, the interconnect can be more fully tested without damaging such devices. After separate testing, the power conditioning frame and the interconnect can be coupled together. It is also contemplated to bring power into the interconnect at a higher voltage and use a PCF to step it down to power the I/O and logic portions of the IC. The ability to step down the voltage in the PCF greatly simplifies power distribution as it reduces the number of vias needed to transfer power through the interconnect. Moreover, moving any power conditioning off of the interconnect and into the PCF will likely shorten signal paths with a resulting decrease in inductance.
- PCF printed circuit board
- PCC printed circuit board
- the interconnect comprises the PCB or PCC with the PCF having the same relationship to the IC and PCB/PCC as it does to an IC and interconnect combination.
- interconnect as used herein also includes PCBs and PCCs.
- an IC package combination comprises an interconnect 10 , an IC/die 20 , and a PCF 30 .
- the outer perimeters of interconnect 10 and IC 20 form substantially rectangular footprints with the footprint of IC 20 being smaller than and falling within the footprint of interconnect 10 .
- PCF 30 is sized and dimensioned to fit within the dead space which falls outside the footprint of IC 20 , but inside the footprint of interconnect 10 .
- both IC 20 and PCF 30 are preferably coupled to the same surface of interconnect 10 .
- the IC package combination may be in a wire bonded TBGA form or, referring to FIGS. 4 and 6, in a flip-chip MLBGA form, or any other form which has sufficient dead space within which the PCF can be included.
- a power/ground decoupling layer 40 may also be part of the interconnect (FIGS. 5 and 6) or as part of the PCF (FIG. 4).
- the combination may also include a thermal transfer layer/copper plate 51 and/or a heat sink 52 .
- Interconnect 10 can comprise any combination of materials but will typically comprise a first conductive pattern 11 and a second conductive pattern 12 .
- the patterns 11 and 12 are typically electrically connected so as to allow the pattern 21 of IC 20 to be electrically connected to a printed wiring board (PWB) through interconnect 10 .
- PWB printed wiring board
- interconnect 10 may comprise a powerinput pad 13 ,avia 14 , pads 15 a and 15 b ,vias 16 and 18 , component 17 ,andpad 19 .
- Pad 13 , via 14 , and pad ISA provide a path for power to pass through interconnect 10 to pad 32 of PCF 30 .
- interconnect 10 will comprise a broken conductive path between a power input pad of the interconnect and a power input pad of the IC which is closed/bridged by PCF 30 .
- interconnect 10 may comprise structures which vary widely from that shown in FIG. 3, it is contemplated that all preferred embodiments will comprise at least one power path which must be closed/bridged by PCF 30 before power provided to interconnect 10 can flow into IC 20 .
- interconnect 10 may, among others, be a PCB (FIG. 10) or PCC (FIG. 7) and/or may be used as the PCB of a multi-chip module (MCM).
- MCM multi-chip module
- a power pad is a pad used to transfer power into or out of the IC, interconnect, or PCF.
- a conditioning pad is simply a pad which is part of the interconnect but is used to electrically connect the PCF to the intercoimect.
- An interconnect power input pas is simply a pad used to transfer power into the interconnect so that it subsequently can be transferred through the PCF and then into the IC.
- a PCF is essentially a power or signal conditioning circuit sized and dimensioned to fit within the open space which results from the differences in sizes between the IC and the interconnect, and which can be assembled and tested separately from both the interconnect and the IC.
- IC 20 can comprise any combination of materials but typically will comprise a conductive pattern 21 sized and dimensioned so as to make the use of interconnect 10 advantageous.
- PCF 30 is preferred to comprise a conductive pattern 31 and at least one bridging component 34 .
- Conductive pattern 31 is preferred to comprise at least one power input pad 32 and at least one power output pad 36 with vias 33 and 35 and component 34 providing a conductive path between pad 32 and pad 36 .
- Component 34 may be any type of component and thus might be, among others, a simply conductor, a resistor, a capacitor, an inductor, or a planar transformers. Instead of a single device, component 34 may comprise a network of homogeneous or diverse devices.
- PCF 30 is preferred to be sized and dimensioned to fit within the dead space which results from the difference in sizes between an IC and its interconnect (see FIGS. 7 - 12 ).
- some embodiments may be frame shaped and comprise an inner hollow in which the IC fits so as to take advantage of all of the available dead space, other embodiments may utilize only a portion of the space and thus comprise a “within” frame or to simply have a rectangular or other non-frame shape.
- the PCF may be taller than the IC and/or may extend beyond the footprint of the interconnect.
- PCF 30 might also incorporate a thermal electric cooler or fan, may have other uses than power conditioning, and/or may be a passive, semi-active, or active device.
- a combination utilizing a PCF as described may be assembled by, providing a known good IC; providing a known good interconnect; providing a known good PCF; coupling the IC to the interconnect; and coupling the PCF to the interconnect.
- PCF 30 may condition one or more signals of provided by interconnect 10 in any number of ways including, but not necessarily limited to stepping voltages up or down, and filtering to provide spike protection and/or eliminate noise.
Abstract
Utilization of the “dead space” previously occupied by a metal stiffener in an integrated circuit package as a location for power conditioning and converting mechanisms such as decoupling capacitors and planar transformers.
Description
- The field of the invention is integrated circuit packaging.
- As the amount of power required by ICs increases, there is increasing difficulty in passing sufficient power through interconnects to the ICs. To make the issue worse, as the IC power has risen, the voltages have dropped from 5V to 3.3V, then to 1.2V, and now approach 1V. This increase in power and decrease in voltage has caused the current required to increase rapidly. At the same time the number of I/O's and the switching rates are increasing while the I/O pitch on the chip is decreasing. All of this causes high dI/dt power noise which make clean power distribution difficult. Although the use of decoupling capacitors can help reduce such noise, building capacitors into a substrate filled with high density vias tends to be difficult and costly.
- The present invention is directed to utilizing the “dead space” previously occupied by a metal stiffener in an integrated circuit package as a location for power conditioning and converting mechanisms such as de-coupling capacitors and planar transformers.
- Various objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of preferred embodiments of the invention, along with the accompanying drawings in which like numerals represent like components.
- FIG. 1 is a top perspective view of a first combination embodying the invention.
- FIG. 2 is an exploded cross-sectional view of the combination of FIG. 1.
- FIG. 3 is a detailed view of second combination embodying the invention.
- FIG. 4 is side cutaway view of a first FLIP-CHIP MLBGA combination embodying the invention.
- FIG. 5 is side cutaway view of a WIRE BONDED TBGA combination embodying the invention.
- FIG. 6 is side cutaway view of a second FLIP-CHIP MLBGA combination embodying the invention.
- FIG. 7 is an exploded perspective view of a sixth combination embodying the invention.
- FIG. 8 is a top view of the printed circuit card and IC of FIG. 7.
- FIG. 9 is a top view of the PCF of FIG. 7.
- FIG. 10 is an exploded perspective view of a seventh combination embodying the invention.
- FIG. 11 is a top view of the printed circuit board and IC of FIG. 10.
- FIG. 12 is a top view of the PCF of FIG. 10.
- An IC package typically comprises an interconnect to which an IC is connected, and a copper stiffening frame which either surrounds the IC or covers one side of the package. In place of the typical solid frame, a power conditioning frame (PCF) comprising power conditioning and possibly converting mechanisms can be used. Power provided to the interconnect would pass through the PCF, back into the interconnect, and then into the IC.
- The standard frames take up a relatively large amount of space so power conditioning frames sized similarly can contain sizable decoupling capacitors. Moreover, by moving de-coupling capacitors and similar devices off of the interconnect, the interconnect can be more fully tested without damaging such devices. After separate testing, the power conditioning frame and the interconnect can be coupled together. It is also contemplated to bring power into the interconnect at a higher voltage and use a PCF to step it down to power the I/O and logic portions of the IC. The ability to step down the voltage in the PCF greatly simplifies power distribution as it reduces the number of vias needed to transfer power through the interconnect. Moreover, moving any power conditioning off of the interconnect and into the PCF will likely shorten signal paths with a resulting decrease in inductance.
- The use of a PCF to take advantage of dead space can also be accomplished where an IC is mounted directly to a printed circuit board (PCB) or card (PCC). In such embodiments, the interconnect comprises the PCB or PCC with the PCF having the same relationship to the IC and PCB/PCC as it does to an IC and interconnect combination. For the sake of simplicity, the term interconnect as used herein also includes PCBs and PCCs.
- Referring first to FIGS. 1 and 2, an IC package combination comprises an
interconnect 10, an IC/die 20, and aPCF 30. When viewed from the top, as shown in FIGS. 8 and 11, the outer perimeters ofinterconnect 10 andIC 20 form substantially rectangular footprints with the footprint ofIC 20 being smaller than and falling within the footprint ofinterconnect 10. PCF 30 is sized and dimensioned to fit within the dead space which falls outside the footprint ofIC 20, but inside the footprint ofinterconnect 10. When viewed from the side it can be seen that bothIC 20 and PCF 30 are preferably coupled to the same surface ofinterconnect 10. - Referring to FIG. 5, the IC package combination may be in a wire bonded TBGA form or, referring to FIGS. 4 and 6, in a flip-chip MLBGA form, or any other form which has sufficient dead space within which the PCF can be included. As shown in FIGS.4-6 a power/
ground decoupling layer 40 may also be part of the interconnect (FIGS. 5 and 6) or as part of the PCF (FIG. 4). Referring to FIGS. 7 and 10, the combination may also include a thermal transfer layer/copper plate 51 and/or aheat sink 52. - Interconnect10 can comprise any combination of materials but will typically comprise a first
conductive pattern 11 and a secondconductive pattern 12. Thepatterns pattern 21 ofIC 20 to be electrically connected to a printed wiring board (PWB) throughinterconnect 10. Referring to FIG. 3,interconnect 10 may comprise apowerinput pad 13,avia 14, pads 15 a and 15 b,vias component 17,andpad 19.Pad 13, via 14, and pad ISA provide a path for power to pass throughinterconnect 10 topad 32 of PCF 30. The power path then continues through PCF 30, back intointerconnect 10 viapad 15B and throughinterconnect 10 by way ofpad 15B, via 16,component 17, via 18, andpad 19 intopower input pad 22 of IC 20. It can thus be seen that, in at least some embodiments,interconnect 10 will comprise a broken conductive path between a power input pad of the interconnect and a power input pad of the IC which is closed/bridged by PCF 30. Although other embodiments ofinterconnect 10 may comprise structures which vary widely from that shown in FIG. 3, it is contemplated that all preferred embodiments will comprise at least one power path which must be closed/bridged by PCF 30 before power provided to interconnect 10 can flow intoIC 20. As previously discussed,interconnect 10 may, among others, be a PCB (FIG. 10) or PCC (FIG. 7) and/or may be used as the PCB of a multi-chip module (MCM). - As used herein, a power pad is a pad used to transfer power into or out of the IC, interconnect, or PCF. A conditioning pad is simply a pad which is part of the interconnect but is used to electrically connect the PCF to the intercoimect. An interconnect power input pas is simply a pad used to transfer power into the interconnect so that it subsequently can be transferred through the PCF and then into the IC. A PCF is essentially a power or signal conditioning circuit sized and dimensioned to fit within the open space which results from the differences in sizes between the IC and the interconnect, and which can be assembled and tested separately from both the interconnect and the IC.
- IC20 can comprise any combination of materials but typically will comprise a
conductive pattern 21 sized and dimensioned so as to make the use ofinterconnect 10 advantageous. - PCF30 is preferred to comprise a conductive pattern 31 and at least one
bridging component 34. Conductive pattern 31 is preferred to comprise at least onepower input pad 32 and at least onepower output pad 36 withvias component 34 providing a conductive path betweenpad 32 andpad 36. -
Component 34 may be any type of component and thus might be, among others, a simply conductor, a resistor, a capacitor, an inductor, or a planar transformers. Instead of a single device,component 34 may comprise a network of homogeneous or diverse devices. - PCF30 is preferred to be sized and dimensioned to fit within the dead space which results from the difference in sizes between an IC and its interconnect (see FIGS. 7-12). Although some embodiments may be frame shaped and comprise an inner hollow in which the IC fits so as to take advantage of all of the available dead space, other embodiments may utilize only a portion of the space and thus comprise a “within” frame or to simply have a rectangular or other non-frame shape. In less preferred embodiments the PCF may be taller than the IC and/or may extend beyond the footprint of the interconnect.
- It is contemplated that
PCF 30 might also incorporate a thermal electric cooler or fan, may have other uses than power conditioning, and/or may be a passive, semi-active, or active device. - In some embodiments it may be advantageous to utilize ICs having power provided on the outside pads nearest there perimeters and logic inputs on the inside pads. Thus reversing the typical arrangement which utilizes inside pads as power inputs and outside pads as logic/signal inputs.
- A combination utilizing a PCF as described may be assembled by, providing a known good IC; providing a known good interconnect; providing a known good PCF; coupling the IC to the interconnect; and coupling the PCF to the interconnect.
-
PCF 30 may condition one or more signals of provided byinterconnect 10 in any number of ways including, but not necessarily limited to stepping voltages up or down, and filtering to provide spike protection and/or eliminate noise. - Thus, specific embodiments and applications of combinations utilizing power conditioning frames have been disclosed. It should be apparent, however, to those skilled in the art that many more modifications besides those already described are possible without departing from the inventive concepts herein. As an example, some embodiments may couple the PCF directly to the IC so that power or other signals provided to the interconnect pass through the PCF and then to the IC without reentering the interconnect. As an alternative example, the devices and methods disclosed herein might be applied to MCMs and PCBs as well as IC packages. Yet another alternative may condition non-power signals such that the PCF acts as a signal conditioning frame rather than a power conditioning frame. The inventive subject matter, therefore, is not to be restricted except in the spirit of the appended claims. Moreover, in interpreting both the specification and the claims, all terms should be interpreted in the broadest possible manner consistent with the context. In particular, the terms “comprises” and “comprising” should be interpreted as referring to elements, components, or steps in a non-exclusive manner, indicating that the referenced elements, components, or steps may be present, or utilized, or combined with other elements, components, or steps that are not expressly referenced.
Claims (8)
1. A combination comprising:
an integrated circuit (IC) comprising a power input pad;
a power conditioning frame (PCF);
an interconnect having an IC mounting surface comprising an IC power output pad, a first conditioning pad and a second conditioning pad, the first conditioning pad electrically coupled to the IC power output pad, the second conditioning pad electrically coupled to an interconnect power input pad, the first and second conditioning pads being electrically connected through the power conditioning frame.
2. The combination of claim 1 wherein the PCF comprises an electrical component which is part of a power path from the first conditioning pad to the second conditioning pad through the PCF, the power path electrically connecting the first and second conditioning pads.
3. The combination of claim 2 wherein the component is an active device.
4. The combination of claim 2 wherein the component is one of a capacitor, a resistor, a conductor, or a network of capacitors, resistors, or conductors.
5. The combination of claim 2 wherein the component is a planar transformer.
6. The combination of claim 1 wherein the PCF comprises an inner hollow and the IC is positioned with the hollow.
7. A method for assembling an IC package combination comprising:
providing a known good IC;
providing a known good interconnect;
providing a known good PCF;
coupling the IC to the interconnect;
coupling the PCF to the interconnect.
8. A method of assembling a combination:
providing an integrated circuit (IC) comprising a power input pad;
providing a power conditioning frame (PCF);
providing an interconnect having an IC mounting surface comprising a first conditioning pad electrically coupled to an IC power output pad, an interconnect power input pad electrically coupled to a second conditioning pad, the first conditioning pad and second conditioning pad being electrically unconnected;
electrically coupling the PCF to the first conditioning pad and the second conditioning pad so as to electrically connect the first conditioning pad to the second conditioning pad through the power conditioning frame;
electrically coupling the IC power input pad to the interconnect power output pad.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/341,906 US20030197256A1 (en) | 2000-02-24 | 2003-01-13 | Power conditioning substrate stiffener |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/512,969 US6570250B1 (en) | 2000-02-24 | 2000-02-24 | Power conditioning substrate stiffener |
US10/341,906 US20030197256A1 (en) | 2000-02-24 | 2003-01-13 | Power conditioning substrate stiffener |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/512,969 Division US6570250B1 (en) | 2000-02-24 | 2000-02-24 | Power conditioning substrate stiffener |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030197256A1 true US20030197256A1 (en) | 2003-10-23 |
Family
ID=24041370
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/512,969 Expired - Fee Related US6570250B1 (en) | 2000-02-24 | 2000-02-24 | Power conditioning substrate stiffener |
US10/341,906 Abandoned US20030197256A1 (en) | 2000-02-24 | 2003-01-13 | Power conditioning substrate stiffener |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/512,969 Expired - Fee Related US6570250B1 (en) | 2000-02-24 | 2000-02-24 | Power conditioning substrate stiffener |
Country Status (4)
Country | Link |
---|---|
US (2) | US6570250B1 (en) |
EP (1) | EP1301946A2 (en) |
TW (1) | TW506086B (en) |
WO (1) | WO2001063664A2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060152326A1 (en) * | 2005-01-12 | 2006-07-13 | Medtronic, Inc. | Integrated planar flyback transformer |
US10424494B2 (en) * | 2015-06-05 | 2019-09-24 | International Business Machines Corporation | Chip module with stiffening frame and orthogonal heat spreader |
US10985129B2 (en) | 2019-04-15 | 2021-04-20 | International Business Machines Corporation | Mitigating cracking within integrated circuit (IC) device carrier |
CN115064524A (en) * | 2022-07-28 | 2022-09-16 | 北京象帝先计算技术有限公司 | Conductive hole array capacitor, preparation method, chip, preparation method and electronic equipment |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW550773B (en) * | 2002-08-16 | 2003-09-01 | Advanced Semiconductor Eng | Flip-chip package structure with temperature measurement unit |
US6806563B2 (en) * | 2003-03-20 | 2004-10-19 | International Business Machines Corporation | Composite capacitor and stiffener for chip carrier |
DE102004050178B3 (en) * | 2004-10-14 | 2006-05-04 | Infineon Technologies Ag | Flip-chip device |
US7649254B2 (en) * | 2006-05-01 | 2010-01-19 | Flextronics Ap, Llc | Conductive stiffener for a flexible substrate |
US8169789B1 (en) * | 2007-04-10 | 2012-05-01 | Nvidia Corporation | Graphics processing unit stiffening frame |
DE102008052244A1 (en) * | 2008-10-18 | 2010-04-22 | Carl Freudenberg Kg | Flexible circuit board |
US9755706B2 (en) | 2012-06-22 | 2017-09-05 | Qualcomm Incorporated | Techniques for joint support of coordinated multipoint (CoMP) operations and carrier aggregation (CA) |
US9275876B2 (en) | 2013-09-30 | 2016-03-01 | Qualcomm Incorporated | Stiffener with embedded passive components |
US10643983B2 (en) * | 2017-07-04 | 2020-05-05 | Intel Corporation | Extended stiffener for platform miniaturization |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4758927A (en) * | 1987-01-21 | 1988-07-19 | Tektronix, Inc. | Method of mounting a substrate structure to a circuit board |
US5036384A (en) * | 1987-12-07 | 1991-07-30 | Nec Corporation | Cooling system for IC package |
US5409865A (en) * | 1993-09-03 | 1995-04-25 | Advanced Semiconductor Assembly Technology | Process for assembling a TAB grid array package for an integrated circuit |
US5585671A (en) * | 1994-10-07 | 1996-12-17 | Nagesh; Voddarahalli K. | Reliable low thermal resistance package for high power flip clip ICs |
US6002169A (en) * | 1998-06-15 | 1999-12-14 | Lsi Logic Corporation | Thermally enhanced tape ball grid array package |
US6096576A (en) * | 1997-09-02 | 2000-08-01 | Silicon Light Machines | Method of producing an electrical interface to an integrated circuit device having high density I/O count |
US6114761A (en) * | 1998-01-20 | 2000-09-05 | Lsi Logic Corporation | Thermally-enhanced flip chip IC package with extruded heatspreader |
US6165885A (en) * | 1995-08-02 | 2000-12-26 | International Business Machines Corporation | Method of making components with solder balls |
US6175161B1 (en) * | 1998-05-22 | 2001-01-16 | Alpine Microsystems, Inc. | System and method for packaging integrated circuits |
US6392394B1 (en) * | 1999-11-25 | 2002-05-21 | Nec Corporation | Step-down circuit for reducing an external supply voltage |
US6396136B2 (en) * | 1998-12-31 | 2002-05-28 | Texas Instruments Incorporated | Ball grid package with multiple power/ground planes |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4221047A (en) * | 1979-03-23 | 1980-09-09 | International Business Machines Corporation | Multilayered glass-ceramic substrate for mounting of semiconductor device |
US4630174A (en) * | 1983-10-31 | 1986-12-16 | Kaufman Lance R | Circuit package with external circuit board and connection |
US4814857A (en) * | 1987-02-25 | 1989-03-21 | International Business Machines Corporation | Circuit module with separate signal and power connectors |
JPH07142627A (en) * | 1993-11-18 | 1995-06-02 | Fujitsu Ltd | Semiconductor device and manufacture thereof |
US5760465A (en) * | 1996-02-01 | 1998-06-02 | International Business Machines Corporation | Electronic package with strain relief means |
US6208022B1 (en) * | 1997-03-27 | 2001-03-27 | Nec Corporation | Electronic-circuit assembly |
US5973389A (en) * | 1997-04-22 | 1999-10-26 | International Business Machines Corporation | Semiconductor chip carrier assembly |
US6084777A (en) * | 1997-04-23 | 2000-07-04 | Texas Instruments Incorporated | Ball grid array package |
US5866943A (en) * | 1997-06-23 | 1999-02-02 | Lsi Logic Corporation | System and method for forming a grid array device package employing electomagnetic shielding |
US5895967A (en) * | 1997-07-07 | 1999-04-20 | Texas Instruments Incorporated | Ball grid array package having a deformable metal layer and method |
US6111313A (en) * | 1998-01-12 | 2000-08-29 | Lsi Logic Corporation | Integrated circuit package having a stiffener dimensioned to receive heat transferred laterally from the integrated circuit |
US6140707A (en) * | 1998-05-07 | 2000-10-31 | 3M Innovative Properties Co. | Laminated integrated circuit package |
-
2000
- 2000-02-24 US US09/512,969 patent/US6570250B1/en not_active Expired - Fee Related
-
2001
- 2001-02-23 WO PCT/US2001/005891 patent/WO2001063664A2/en not_active Application Discontinuation
- 2001-02-23 EP EP01911142A patent/EP1301946A2/en not_active Withdrawn
- 2001-04-24 TW TW090104196A patent/TW506086B/en not_active IP Right Cessation
-
2003
- 2003-01-13 US US10/341,906 patent/US20030197256A1/en not_active Abandoned
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4758927A (en) * | 1987-01-21 | 1988-07-19 | Tektronix, Inc. | Method of mounting a substrate structure to a circuit board |
US5036384A (en) * | 1987-12-07 | 1991-07-30 | Nec Corporation | Cooling system for IC package |
US5409865A (en) * | 1993-09-03 | 1995-04-25 | Advanced Semiconductor Assembly Technology | Process for assembling a TAB grid array package for an integrated circuit |
US5585671A (en) * | 1994-10-07 | 1996-12-17 | Nagesh; Voddarahalli K. | Reliable low thermal resistance package for high power flip clip ICs |
US6165885A (en) * | 1995-08-02 | 2000-12-26 | International Business Machines Corporation | Method of making components with solder balls |
US6096576A (en) * | 1997-09-02 | 2000-08-01 | Silicon Light Machines | Method of producing an electrical interface to an integrated circuit device having high density I/O count |
US6114761A (en) * | 1998-01-20 | 2000-09-05 | Lsi Logic Corporation | Thermally-enhanced flip chip IC package with extruded heatspreader |
US6175161B1 (en) * | 1998-05-22 | 2001-01-16 | Alpine Microsystems, Inc. | System and method for packaging integrated circuits |
US6002169A (en) * | 1998-06-15 | 1999-12-14 | Lsi Logic Corporation | Thermally enhanced tape ball grid array package |
US6396136B2 (en) * | 1998-12-31 | 2002-05-28 | Texas Instruments Incorporated | Ball grid package with multiple power/ground planes |
US6392394B1 (en) * | 1999-11-25 | 2002-05-21 | Nec Corporation | Step-down circuit for reducing an external supply voltage |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060152326A1 (en) * | 2005-01-12 | 2006-07-13 | Medtronic, Inc. | Integrated planar flyback transformer |
US7167074B2 (en) | 2005-01-12 | 2007-01-23 | Medtronic, Inc. | Integrated planar flyback transformer |
US10424494B2 (en) * | 2015-06-05 | 2019-09-24 | International Business Machines Corporation | Chip module with stiffening frame and orthogonal heat spreader |
US10566215B2 (en) | 2015-06-05 | 2020-02-18 | International Business Machines Corporation | Method of fabricating a chip module with stiffening frame and orthogonal heat spreader |
US10892170B2 (en) | 2015-06-05 | 2021-01-12 | International Business Machines Corporation | Fabricating an integrated circuit chip module with stiffening frame and orthogonal heat spreader |
US10985129B2 (en) | 2019-04-15 | 2021-04-20 | International Business Machines Corporation | Mitigating cracking within integrated circuit (IC) device carrier |
CN115064524A (en) * | 2022-07-28 | 2022-09-16 | 北京象帝先计算技术有限公司 | Conductive hole array capacitor, preparation method, chip, preparation method and electronic equipment |
Also Published As
Publication number | Publication date |
---|---|
EP1301946A2 (en) | 2003-04-16 |
TW506086B (en) | 2002-10-11 |
US6570250B1 (en) | 2003-05-27 |
WO2001063664A2 (en) | 2001-08-30 |
WO2001063664A3 (en) | 2002-04-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3941911B2 (en) | Multi-chip module with integrated RF performance | |
US7250675B2 (en) | Method and apparatus for forming stacked die and substrate structures for increased packing density | |
US7875498B2 (en) | Chip module for complete power train | |
US6538313B1 (en) | IC package with integral substrate capacitor | |
US5825628A (en) | Electronic package with enhanced pad design | |
JP3560488B2 (en) | Chip scale package for multichip | |
US8525317B1 (en) | Integrated chip package having intermediate substrate with capacitor | |
US6940724B2 (en) | DC-DC converter implemented in a land grid array package | |
US6570250B1 (en) | Power conditioning substrate stiffener | |
US7709943B2 (en) | Stacked ball grid array package module utilizing one or more interposer layers | |
KR20010104237A (en) | Integrated circuit power supply | |
WO2003007375A2 (en) | Single package containing multiple integrated circuit devices | |
US6884087B2 (en) | Socket with multiple contact pad area socket contacts | |
Hunt et al. | LTCC for RF modules | |
KR100276858B1 (en) | Electronic package with enhanced pad design | |
US6459563B1 (en) | Method and apparatus for polygonal heat slug | |
Kwak et al. | Technical Report: CVEL-07-001 An Overview of Advanced Electronic Packaging Technology | |
Hollander | Discrete surface mount products for power applications |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |