US20030047765A1 - Stoichiometry for chalcogenide glasses useful for memory devices and method of formation - Google Patents
Stoichiometry for chalcogenide glasses useful for memory devices and method of formation Download PDFInfo
- Publication number
- US20030047765A1 US20030047765A1 US09/941,544 US94154401A US2003047765A1 US 20030047765 A1 US20030047765 A1 US 20030047765A1 US 94154401 A US94154401 A US 94154401A US 2003047765 A1 US2003047765 A1 US 2003047765A1
- Authority
- US
- United States
- Prior art keywords
- glass
- germanium selenide
- memory cell
- silver
- chalcogenide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
- H10N70/245—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies the species being metal cations, e.g. programmable metallization cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of the switching material, e.g. layer deposition
- H10N70/023—Formation of the switching material, e.g. layer deposition by chemical vapor deposition, e.g. MOCVD, ALD
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of the switching material, e.g. layer deposition
- H10N70/026—Formation of the switching material, e.g. layer deposition by physical vapor deposition, e.g. sputtering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/041—Modification of the switching material, e.g. post-treatment, doping
- H10N70/046—Modification of the switching material, e.g. post-treatment, doping by diffusion, e.g. photo-dissolution
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
- H10N70/8825—Selenides, e.g. GeSe
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
Definitions
- the present invention relates to the field of semiconductor devices formed using chalcogenide glasses.
- One type of integrated circuitry currently used in the semiconductor industry comprises memory circuitry where information is stored in the form of binary data.
- the circuitry can be either volatile or non-volatile. Volatile storing memory devices result in loss of data when power is interrupted. In contrast, non-volatile memory circuitry retains the stored data even when power is interrupted.
- Such a cell includes an insulating dielectric material disposed between opposing electrodes.
- a conductive material is doped into the dielectric material. The resistance of such material can be changed between highly insulative and highly conductive states. In its normal high resistive state and to perform a write operation, a voltage potential is applied across the opposing electrodes.
- the electrode having the positive voltage applied thereto functions as an anode, while the electrode held at a lower potential functions as a cathode.
- the conductively-doped dielectric material has the capability of undergoing a structural change at a certain applied voltage. With such voltage applied, a conductive dendrite or filament extends between the electrodes, effectively interconnecting the top and bottom electrodes.
- the dendrite remains when the voltage potentials are removed.
- the resistance of the conductively-doped dielectric material between electrodes could drop by several orders of magnitude.
- Such material can be returned to its highly resistive state by reversing the voltage potential between the anode and cathode, effectively disrupting the dendrite connection between the top and bottom electrodes. Again, the highly resistive state is maintained once the voltage potential is removed. This way, such a device can function, for example, as a programmable memory cell.
- the preferred resistance-variable material received between the electrodes typically comprises a chalcogenide material having metal ions diffused therein.
- a specific example is germanium selenide (Ge x Se 1 ⁇ x ) diffused with silver (Ag) ions.
- One method of diffusing the silver ions into the germanium selenide material is to initially evaporate the germanium selenide glass and then deposit a thin layer of silver upon the glass, for example by sputtering, physical vapor deposition, or other known technique in the art.
- the layer of silver is irradiated, preferably with electromagnetic energy at a wavelength less than 600 nanometers, so that the energy passes through the silver and to the silver/glass interface, to break a chalcogenide bond of the chalcogenide material.
- the glass is doped with silver. If, however, too much silver is doped into the chalcogenide material, the chalcogenide material changes from an amorphous state to a crystalline one and, consequently, the operation of the programmable memory cell is adversely affected.
- the chalcogenide glass When a chalcogenide glass is used in a memory device to insure that its properties do not change during various processing steps associated with fabrication of the memory device, the chalcogenide glass must have a glass transition temperature (Tg) which is about or higher than the fabrication and processing temperatures used in the subsequent steps of memory device fabrication. If the processing and/or packaging temperatures are higher than the glass transition temperature, the amorphous state of the chalcogenide material may change to a crystalline state or the glass stoichiometry may change or the mean coordination number of the glass may change and the operation of the memory cell affected.
- Tg glass transition temperature
- the glass stoichiometry of the chalcogenide glass must be chosen so that the glass backbone (before and after metal doping) and/or metal-doped glass has a glass transition temperature which is about or higher than the processing temperatures subsequent to the glass deposition or subsequent to metal doping of the glass.
- the present invention provides a method of forming non-volatile or semi-volatile memory elements using a metal doped chalcogenide glass which has a stoichometry which keeps the glass in the glass forming region.
- the glass also has a glass transition temperature (Tg) which is about or higher than typical processing and/or packaging temperatures used for memory device formation.
- germanium selenide glasses for use as memory elements are selected from a range of germanium selenide glasses having stoichiometries that fall within a first stoichiometric range R 1 including Ge 18 Se 82 (with a maximum atomic percentage of Ag when doped of about 30% or less) continuously to Ge 28 Se 72 (with a maximum atomic percentage of Ag when doped of about 20% or less) and which have the general formula (Ge x1 Se 1 ⁇ x1 ) 1 ⁇ y1 Ag y1 , wherein 18 ⁇ x 1 ⁇ 28 and wherein y 1 represents the fit silver (Ag) atomic percentage which is the maximum amount which will keep the glass in the glass forming region.
- y 1 is less than or equal to that which approximately satisfies equation (1):
- germanium selenide glasses for memory elements are selected from a range of germanium-selenide glasses having stoichiometries that fall within a second stoichiometric range R 2 of doped chalcogenide glasses including Ge 39 Se 61 (with a maximum atomic percentage of Ag when doped of about 20% or less) continuously to Ge 42 Se 58 (with a maximum atomic percentage of Ag when doped of about 15% or less) and which have the general formula (Ge x2 Se 1 ⁇ x2 ) 1 ⁇ y2 Ag y2 , wherein 39 ⁇ x 2 ⁇ 42 and wherein y 2 represents the fit silver (Ag) atomic percentage which is the maximum amount which will keep the glass in the glass forming region.
- y 1 is less than or equal to that which approximately satisfies equation (2):
- the doped germanium selenide glass will remain amorphous enabling its use in a memory device. If, however, the Ag-doped germanium selenide material has a stoichiometry that does not fall within the first or second stoichiometric range R 1 , R 2 , the doped germanium selenide glass becomes crystalline precluding its use in a non-phase change-type memory device.
- the doped germanium selenide glass is selected to fall within the first or second stoichiometric range R 1 , R 2 and to have a glass transition temperature (Tg) which is about or higher than the highest processing and/or packaging temperatures used for memory device formation.
- FIG. 1 illustrates a ternary phase diagram showing glass forming regions for (GE x Se 1 ⁇ x ) 1 ⁇ y Ag y compounds.
- FIG. 2 illustrates a cross-sectional view of the early stages of fabrication of a a memory device in accordance with an embodiment of the present invention.
- FIG. 3 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 2.
- FIG. 4 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 3.
- FIG. 5 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 4.
- FIG. 6 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 5.
- FIG. 7 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 6.
- FIG. 8 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 7.
- FIG. 9 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 8.
- FIG. 10 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 9.
- FIG. 11 illustrates a computer system having a memory cell formed according to the present invention.
- silver is intended to include not only elemental silver, but silver with other trace metals or in various alloyed combinations with other metals as known in the semiconductor industry, as long as such silver alloy is conductive, and as long as the physical and electrical properties of the silver remain unchanged.
- germanium and selenium are intended to include not only elemental germanium and selenium, but germanium and selenium with other trace metals or in various alloyed combinations with other metals as known in the semiconductor industry, as long as the physical and electrical properties of the germanium or selenium remain unchanged.
- non-volatile memory device is intended to include not only non-volatile memory device but also semi-volatile memory devices and any memory device which is capable of maintaining its memory state after power is removed from the device.
- the present invention relates to a method of forming non-volatile memory elements under varying glass stoichiometries.
- a non-volatile memory device 100 (FIG. 10) including a memory element which comprises a doped chalcogenide glass having a selected stoichiometry will be explained below with reference to FIGS. 2 - 10 .
- FIGS. 2 - 10 For a better understanding of the invention, however, the selection of a chalcogenide glass having a stoichiometry selected in accordance with the present invention and which is employed in the non-volatile memory device 100 (FIG. 10) is first explained below with reference to FIG. 1.
- FIG. 1 illustrates a ternary phase diagram 200 showing glass forming regions for (Ge x Se 1 ⁇ x ) 1 ⁇ y Ag y compounds, as studied by Mitkova et al. in Dual Chemical Role of Ag as an Additive in Chalcogenide Glasses, Phys. Rev. Letters, Vol. 83, No 19 (Nov. 1999), the disclosure of which is incorporated by reference herein. According to Mitkova et al. and as shown in FIG.
- ternary (Ge x Se 1 ⁇ x ) 1 ⁇ y Ag y glasses which comprise germanium selenide glasses with silver (Ag) as an additive form in two distinct compositional regions: a selenium-rich region labeled region I (FIG. 1) and a germanium-rich region labeled region II (FIG. 1).
- a corridor 88 separates the selenium-rich region I from the germanium-rich region II.
- the germanium selenide glass must have a glass transition temperature (Tg) high enough to allow the doped germanium selenide glass to withstand temperatures of subsequent wafer processing and/or chip packaging processes, for example wire bonding or encapsulation.
- Tg glass transition temperature
- germanium selenide glass compositions capable of creating functional non-volatile memory devices require glass stoichiometries to fall in one of the following two ranges:
- a first stoichiometric range R 1 including Ge 18 Se 82 (with a maximum atomic percentage of Ag when doped of about 30% or less) continuously to Ge 28 Se 72 (with a maximum atomic percentage of Ag when doped of about 20% or less) and which have the general formula (Ge x1 Se 1 ⁇ x1 ) 1 ⁇ y1 Ag y1 , wherein 18 ⁇ x 1 ⁇ 28 and wherein y 1 represents the fit silver (Ag) atomic percentage which is the maximum amount which will keep the glass in the glass forming region.
- y 1 is less than or equal to that which approximately satisfies equation (1):
- a second stoichiometric range R 2 of doped chalcogenide glasses including Ge 39 Se 61 (with a maximum atomic percentage of Ag when doped of about 20% or less) continuously to Ge 42 Se 58 (with a maximum atomic percentage of Ag when doped of about 15% or less) and which have the general formula (Ge x2 Se 1 ⁇ x2 ) 1 ⁇ y2 Ag y2 , wherein 39 ⁇ x 2 ⁇ 42 and wherein y 2 represents the fit silver (Ag) atomic percentage which is the maximum amount which will keep the glass in the glass forming region.
- y 1 is less than or equal to that which approximately satisfies equation (2):
- germanium selenide glasses having a selenium (Se) composition of about 62% to about 71% will not be able to form functional memory devices as the doped glass falls within the coridor 88 (FIG. 1) and out of the first and second stoichiometric ranges R 1 , R 2 , described above.
- a memory device using a doped germanium selenide glass having a selenium (Se) composition of about 63.5% and a silver (Ag) doping between about 7% to about 22% fails after one write/erase data retention cycle.
- germanium selenide glasses having a selenium (Se) composition greater than about 82% will also not be able to form functional memory devices, as they fall out of the first and second stoichiometric ranges R 1 , R 2 described above, when the amount of silver (Ag) dopant is sufficient for the switching operation.
- Doped chalcogenide germanium selenide glasses having a selenium (Se) composition less than about 58% will also be incapable of forming functional memory devices since the maximum amount of silver (Ag) dopant allowable to remain in glass forming region R 2 is insufficient for the switching operation (the maximum silver atomic percentage is lower than about 7%).
- Table 1 is a compilation of data on silver-doped germanium selenide glasses used as non-volatile memory cells obtained by the Applicant. Carefully choosing the stoichiometry of the silver-doped germanium selenide glass to fall either within the first or second stoichiometric range R 1 , R 2 described above allows the silver-doped germanium selenide glass to function as a non-volatile memory cell. This is because, above 82% Se, the maximum allowable Ag falls rapidly to less than 10% Ag allowed to remain in the glass forming region. This amount of Ag is insufficient to obtain good electrical switching. TABLE 1 Edge Glass forming region Ag Ag-doped glass in Lot #, Wfr # at. % Se at.
- the Ge 20 Se 80 glass doped with Ag up to 34% falls entirely within the first stoichiometric range R 1 of doped germanium selenide glasses and, therefore, falls within the glass forming regions of the present invention.
- Memory cells employing such Ge 20 Se 80 glass doped with Ag up to 34% exhibit good write/erase characteristics and are fully functional.
- memory cells with Ge 23 Se 77 and Ge 25 Se 75 doped with up to 33% Ag exhibit good write/erase characteristics.
- the first four silver-doped germanium selenide compositions of Table 1 fall out of the glass forming regions when doped with an adequate amount of Ag for good electrical switching.
- the memory cells which use such silver-doped germanium selenide compositions are all non-functional because the devices do not switch and/or have poor write/erase characteristics.
- Table 1 supports Applicant's observation that functional non-volatile memory devices based on a doped germanium selenide glass composition require such glass composition to have a particular stoichiometry that falls within one of the first or second stoichiometric range R 1 , R 2 described above.
- optimization of functional memory devices based on doped germanium selenide glasses requires glass transition temperatures (Tg) that allow the doped germanium selenide glasses to withstand temperatures for conventional fabrication and/or packaging processes, for example, wire bonding or encapsulation.
- Tg glass transition temperatures
- germanium selenide glasses for non-volatile or semi-volatile memory devices have stoichiometries that fall within the two stoichiometric ranges R 1 , R 2 described above, and have also a glass transition temperature (Tg) which is about or higher than the processing and/or packaging temperatures.
- Tg glass transition temperature
- Table 2 lists glass transition temperatures (Tg) measured for nine germanium selenide chalcogenide glasses: TABLE 2 Tg at. % Ge at. % Se 107.39 12 88 165.54 18 82 183.91 20 80 209.37 23 77 228.57 24 76 249.1 25 75 334.83 30 70 415.76 33 67 346.67 40 60
- Typical temperatures for packaging of non-volatile memory devices are of about 170° C. to about 190° C. (e.g., for encapsulation) and can be as high as 230° C. (e.g., for wire bonding).
- Typical processing steps during the fabrication of such non-volatile memory devices for example photoresist and/or nitride deposition processes, can also take place at temperatures of about 200° C.
- the stoichiometry must fall within the first or second stoichiometric ranges R 1 , R 2 discussed above and must have a glass transition temperature (Tg) which is about or higher than the highest packaging and/or processing temperatures used during the formation of the memory device or of the packaging of the memory device itself.
- Tg glass transition temperature
- a Ge 25 Se 75 glass is a good candidate for a non-volatile memory device because the Ge 25 Se 75 glass falls within the first stoichiometric range R 1 described above and it also has a glass transition temperature (Tg) of about 250° C.
- Another good candidate is a Ge 40 Se 60 glass because it also falls within the second stoichiometric range R 2 described above and has a glass transition temperature (Tg) of about 347° C.
- FIGS. 2 - 10 illustrate an exemplary embodiment of a non-volatile memory device 100 (FIG. 10) using a doped germanium selenide glass selected in accordance with the present invention.
- FIG. 2 depicts a portion of an insulating layer 12 formed over a semiconductor substrate 10 .
- the insulating layer 12 may be formed by any known deposition methods, such as sputtering by chemical vapor deposition (CVD), plasma enhanced CVD (PECVD) or physical vapor deposition (PVD), among others.
- the insulating layer 12 may be formed of a conventional insulating oxide, such as silicon oxide (SiO 2 ), a silicon nitride (Si 3 N 4 ), or a low dielectric constant material, among many others.
- a first electrode 14 is next formed over the insulating layer 12 , as also illustrated in FIG. 2.
- the first electrode 14 comprises any conductive material, for example, tungsten, tantalum, titanium, platinum, or silver, among many others.
- a dielectric layer 15 (FIG. 2) is next formed over the first electrode 14 .
- the dielectric layer 15 may comprise similar materials to those described above with reference to the insulating layer 12 .
- an opening 13 is formed in the dielectric layer 15 and extending to the first electrode 14 .
- the opening 13 may be formed by known methods of the art, for example, by a conventional patterning and etching process.
- a chalcogenide glass 17 is next formed over the dielectric layer 15 , to fill in the opening 13 , as shown in FIG. 4.
- the chalcogenide glass 17 is a germanium selenide glass having a Ge 23 Se 77 stoichiometry that falls within the first stoichiometric range R 1 and within a glass forming region of the present invention.
- the formation of the germanium selenide glass 17 with Ge 23 Se 77 stoichiometry in accordance with one exemplary embodiment may be accomplished by evaporating a germanium selenide glass which has been synthesized with the exact stoichiometries, i.e. 23% germanium and 77% selenium.
- the germanium selenide glass 17 with Ge 23 Se 77 stoichiometry is formed by co-sputtering germanium and selenium in the appropriate ratios, or by sputtering using a Ge 23 Se 77 target.
- the germanium selenide glass 17 with Ge 23 Se 77 stoichiometry is formed by chemical vapor deposition with stoichiometric amounts of GeH 4 and SeH 2 gases (or various compositions of these gases) which result in a Ge 23 Se 77 film.
- the doping concentration of the silver dopant is selected with a maximum concentration in accordance with the ternary phase diagram of FIG. 1 and the equations (1) and (2) outlined above. Accordingly, for the germanium selenide glass 17 with a Ge 23 Se 77 stoichiometry, the maximum silver doping is about 33%.
- incorporation of silver into the Ge 23 Se 77 glass 17 may be accomplished by photodoping, that is depositing a thin layer 18 comprising silver, preferably predominantly elemental silver, over the Ge 23 Se 77 glass 17 and then “driving” the silver atoms within the Ge 23 Se 77 glass by using light (FIG. 6), or by co-sputtering with Ag, Ge and Se, or Ag and a Ge 23 Se 77 target, or Ag 2 Se and Ge x Se 1 ⁇ x .
- the thickness of the layer 18 comprising silver is selected so that, when the silver is subsequently diffused into the germanium selenide glass layer 17 , the atomic percentage of Ag in resulting silver-doped chalcogenide glass 20 (FIG. 7) will allow such glass to fall within a glass forming region R 1 or R 2 .
- the silver atoms will either incorporate themselves into the glass backbone (the Ge—Se structure) or react with Se to form Ag 2 Se, leaving behind a silver-doped germanium selenide glass 20 (FIG. 7) with a new Ge—Se stoichiometry.
- the system phase separates into an Ag 2 Se phase and a Ge 30 Se 70 backbone glass.
- the proper selection of the germanium selenide glass for the memory element 100 requires the doped germanium selenide glass to fall within the glass forming region and to have a glass transition temperature (Tg) which is about or higher than the highest fabrication and/or packaging processing temperatures.
- Tg glass transition temperature
- the silver-doped Ge 23 Se 77 glass 20 of the memory device 100 can withstand processing temperatures at least as high as about 210° C.
- a second conductive electrode material 16 is formed over the doped germanium selenide glass 20 .
- the second conductive electrode material 16 may comprise any electrical conductive material, for example, tungsten, tantalum, titanium, or silver, among many others, as long as it is a different material than the first electrode 14 .
- the second conductive electrode material 16 After the formation of the second conductive electrode material 16 (FIG. 8), further steps to create a functional memory cell may be carried out. Patterning by photolithography, for example, may be employed to produce memory element 20 a and second electrode 16 a, illustrated in FIG. 9. Referring now to FIG. 10, one or more dielectric layers 30 are formed over the second electrode 16 a and the dielectric layer 15 to complete the formation of the non-volatile memory device 100 (FIG. 10). Conventional processing steps can be further carried out to electrically couple the second electrode 16 a to various circuits of memory arrays. Alternatively, additional multilevel interconnect layers and associated dielectric layers could be formed from the memory cell 100 to appropriate regions of the substrate 10 , as desired.
- FIGS. 2 - 10 Although only two electrodes 14 , 16 a are shown in FIGS. 2 - 10 , it must be readily apparent to those skilled in the art that in fact any number of such electrodes may be formed.
- the embodiments described above refer to the formation of only one non-volatile memory cell 100 , it must be understood that the present invention contemplates the formation of any number of such non-volatile memory cells.
- Ge 23 Se 77 composition Although an exemplary memory cell fabrication has been described above using a Ge 23 Se 77 composition, other Ge/Se stoichiometries for the glass composition within the R 1 , R 2 ranges described above, besides Ge 23 Se 77 , can be used. For example, Ge 25 Se 75 and Ge 20 Se 80 compositions have been found to be particularly good compositions for memory cell fabrication.
- the present invention has been explained with reference to the formation of a doped germanium selenide glass with a stoichiometry selected according to the present invention, the invention is not limited to this embodiment and has applicability to other chalcogenide glasses. Accordingly, the stoichiometry of any chalcogenide glass comprising any one of oxygen (O), sulfur (S), selenium (Se) and tellurium (Te) and doped with a metal dopant may be selected so that the doped chalcogenide glass maintains an amorphous state over a wide and continuous range of dopant metal concentrations.
- O oxygen
- S sulfur
- Se selenium
- Te tellurium
- the present invention contemplates any doped chalcogenide glass that falls fully within a glass-forming region (corresponding to a respective ternary phase diagram for a particular chalcogenide glass) and has a glass transition temperature (Tg) which is about or higher than the highest processing temperature for memory device fabrication.
- Tg glass transition temperature
- the invention has been explained with reference to the formation of a germanium selenide glass doped with silver, other dopants may be used also, depending on the device characteristics and as desired.
- the invention also contemplates chalcogenide glasses doped with copper, platinum, gold, silver, cadmium, iridium, ruthenium, cobalt, chromium, maganese or nickel, among many others.
- a typical processor-based system 400 which includes a memory circuit 448 , for example a PCRAM, one or both of which contain non-volatile or semi-volatile memory cells, such as the non-volatile memory cell 100 according to the present invention is illustrated in FIG. 11.
- a processor system such as a computer system, generally comprises a central processing unit (CPU) 444 , such as a microprocessor, a digital signal processor, or other programmable digital logic devices, which communicates with an input/output (I/O) device 446 over a bus 452 .
- the memory 448 communicates with the system over bus 452 .
- the processor system may include peripheral devices such as a floppy disk drive 454 and a compact disk (CD) ROM drive 456 which also communicate with CPU 444 over the bus 452 .
- Memory 448 is preferably constructed as an integrated circuit, which includes one or more non-volatile memory cells 100 . If desired, the memory 448 may be combined with the processor, for example CPU 444 , in a single integrated circuit.
Abstract
A method of forming resistance changing elements with improved operational characteristics for use in memory devices and the resulting structures are disclosed. A chalcogenide glass having the formula (Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28, or the formula (Gex2SE1−x2)1−y2Agy2, wherein 39≦x2≦42, and wherein in both the silver is in a concentration which maintains the germanium selenide glass in the glass forming region is used in a memory cell. The glass may also have a glass transition temperature (Tg) near or higher than typical temperatures used for fabricating and packaging memory devices containing the memory cell.
Description
- The present invention relates to the field of semiconductor devices formed using chalcogenide glasses.
- One type of integrated circuitry currently used in the semiconductor industry comprises memory circuitry where information is stored in the form of binary data. The circuitry can be either volatile or non-volatile. Volatile storing memory devices result in loss of data when power is interrupted. In contrast, non-volatile memory circuitry retains the stored data even when power is interrupted.
- The operation of memory circuitry, and particularly that of programmable metallization cells, has been disclosed in the Kozicki et al. U.S. Pat. Nos. 5,761,115; 5,896,312; 5,914,893; and 6,084,796, the disclosures of which are incorporated by reference herein. Such a cell includes an insulating dielectric material disposed between opposing electrodes. A conductive material is doped into the dielectric material. The resistance of such material can be changed between highly insulative and highly conductive states. In its normal high resistive state and to perform a write operation, a voltage potential is applied across the opposing electrodes. The electrode having the positive voltage applied thereto functions as an anode, while the electrode held at a lower potential functions as a cathode. The conductively-doped dielectric material has the capability of undergoing a structural change at a certain applied voltage. With such voltage applied, a conductive dendrite or filament extends between the electrodes, effectively interconnecting the top and bottom electrodes.
- The dendrite remains when the voltage potentials are removed. This way, the resistance of the conductively-doped dielectric material between electrodes could drop by several orders of magnitude. Such material can be returned to its highly resistive state by reversing the voltage potential between the anode and cathode, effectively disrupting the dendrite connection between the top and bottom electrodes. Again, the highly resistive state is maintained once the voltage potential is removed. This way, such a device can function, for example, as a programmable memory cell.
- The preferred resistance-variable material received between the electrodes typically comprises a chalcogenide material having metal ions diffused therein. A specific example is germanium selenide (GexSe1−x) diffused with silver (Ag) ions. One method of diffusing the silver ions into the germanium selenide material is to initially evaporate the germanium selenide glass and then deposit a thin layer of silver upon the glass, for example by sputtering, physical vapor deposition, or other known technique in the art. The layer of silver is irradiated, preferably with electromagnetic energy at a wavelength less than 600 nanometers, so that the energy passes through the silver and to the silver/glass interface, to break a chalcogenide bond of the chalcogenide material. As a result, the glass is doped with silver. If, however, too much silver is doped into the chalcogenide material, the chalcogenide material changes from an amorphous state to a crystalline one and, consequently, the operation of the programmable memory cell is adversely affected.
- When a chalcogenide glass is used in a memory device to insure that its properties do not change during various processing steps associated with fabrication of the memory device, the chalcogenide glass must have a glass transition temperature (Tg) which is about or higher than the fabrication and processing temperatures used in the subsequent steps of memory device fabrication. If the processing and/or packaging temperatures are higher than the glass transition temperature, the amorphous state of the chalcogenide material may change to a crystalline state or the glass stoichiometry may change or the mean coordination number of the glass may change and the operation of the memory cell affected. As such, the glass stoichiometry of the chalcogenide glass must be chosen so that the glass backbone (before and after metal doping) and/or metal-doped glass has a glass transition temperature which is about or higher than the processing temperatures subsequent to the glass deposition or subsequent to metal doping of the glass.
- Accordingly, there is a need for a chalcogenide glass material that will remain in a glass forming region when doped with a metal such as silver and which allows maximization of subsequent possible processing temperatures, as well as a method of forming such a non-volatile memory element.
- The present invention provides a method of forming non-volatile or semi-volatile memory elements using a metal doped chalcogenide glass which has a stoichometry which keeps the glass in the glass forming region. The glass also has a glass transition temperature (Tg) which is about or higher than typical processing and/or packaging temperatures used for memory device formation.
- According to an exemplary embodiment of the present invention, germanium selenide glasses for use as memory elements are selected from a range of germanium selenide glasses having stoichiometries that fall within a first stoichiometric range R1 including Ge18Se82 (with a maximum atomic percentage of Ag when doped of about 30% or less) continuously to Ge28Se72 (with a maximum atomic percentage of Ag when doped of about 20% or less) and which have the general formula (Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28 and wherein y1 represents the fit silver (Ag) atomic percentage which is the maximum amount which will keep the glass in the glass forming region. Typically, y1 is less than or equal to that which approximately satisfies equation (1):
- y 1=19+15*sin[0.217*x 1+3.23] (1)
- According to another embodiment of the present invention, germanium selenide glasses for memory elements are selected from a range of germanium-selenide glasses having stoichiometries that fall within a second stoichiometric range R2 of doped chalcogenide glasses including Ge39Se61 (with a maximum atomic percentage of Ag when doped of about 20% or less) continuously to Ge42Se58 (with a maximum atomic percentage of Ag when doped of about 15% or less) and which have the general formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42 and wherein y2 represents the fit silver (Ag) atomic percentage which is the maximum amount which will keep the glass in the glass forming region. Typically, y1 is less than or equal to that which approximately satisfies equation (2):
- y 2=21−11.5*exp[−(ln(x2/44.4)/(0.84)2)]tm (2)
- If the Ag-doped germanium selenide material has a stoichiometry that falls within the first or second stoichiometric range R1, R2, the doped germanium selenide glass will remain amorphous enabling its use in a memory device. If, however, the Ag-doped germanium selenide material has a stoichiometry that does not fall within the first or second stoichiometric range R1, R2, the doped germanium selenide glass becomes crystalline precluding its use in a non-phase change-type memory device.
- According to another embodiment of the present invention, and to produce an optimum non-volatile memory cell, the doped germanium selenide glass is selected to fall within the first or second stoichiometric range R1, R2 and to have a glass transition temperature (Tg) which is about or higher than the highest processing and/or packaging temperatures used for memory device formation.
- FIG. 1 illustrates a ternary phase diagram showing glass forming regions for (GExSe1−x)1−yAgy compounds.
- FIG. 2 illustrates a cross-sectional view of the early stages of fabrication of a a memory device in accordance with an embodiment of the present invention.
- FIG. 3 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 2.
- FIG. 4 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 3.
- FIG. 5 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 4.
- FIG. 6 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 5.
- FIG. 7 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 6.
- FIG. 8 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 7.
- FIG. 9 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 8.
- FIG. 10 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 9.
- FIG. 11 illustrates a computer system having a memory cell formed according to the present invention.
- In the following detailed description, reference is made to various specific embodiments in which the invention may be practiced. These embodiments are described with sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be employed, and that various structural, logical and electrical changes may be made without departing from the spirit or scope of the invention.
- The term “silver” is intended to include not only elemental silver, but silver with other trace metals or in various alloyed combinations with other metals as known in the semiconductor industry, as long as such silver alloy is conductive, and as long as the physical and electrical properties of the silver remain unchanged. Similarly, the terms “germanium” and “selenium” are intended to include not only elemental germanium and selenium, but germanium and selenium with other trace metals or in various alloyed combinations with other metals as known in the semiconductor industry, as long as the physical and electrical properties of the germanium or selenium remain unchanged.
- The term “non-volatile memory device” is intended to include not only non-volatile memory device but also semi-volatile memory devices and any memory device which is capable of maintaining its memory state after power is removed from the device.
- The present invention relates to a method of forming non-volatile memory elements under varying glass stoichiometries. The formation of a non-volatile memory device100 (FIG. 10) including a memory element which comprises a doped chalcogenide glass having a selected stoichiometry will be explained below with reference to FIGS. 2-10. For a better understanding of the invention, however, the selection of a chalcogenide glass having a stoichiometry selected in accordance with the present invention and which is employed in the non-volatile memory device 100 (FIG. 10) is first explained below with reference to FIG. 1.
- Referring to the drawings, where like elements are designated by like reference numerals, FIG. 1 illustrates a ternary phase diagram200 showing glass forming regions for (GexSe1−x)1−yAgy compounds, as studied by Mitkova et al. in Dual Chemical Role of Ag as an Additive in Chalcogenide Glasses, Phys. Rev. Letters, Vol. 83, No 19 (Nov. 1999), the disclosure of which is incorporated by reference herein. According to Mitkova et al. and as shown in FIG. 1, ternary (GexSe1−x)1−yAgy glasses which comprise germanium selenide glasses with silver (Ag) as an additive form in two distinct compositional regions: a selenium-rich region labeled region I (FIG. 1) and a germanium-rich region labeled region II (FIG. 1). As also shown in FIG. 1, a
corridor 88 separates the selenium-rich region I from the germanium-rich region II. Mitkova et al. mentions that no bulk glass formation occurs along thecorridor 88 until the silver (Ag) concentration exceeds y≧0.2 and the two selenium-rich and germanium-rich regions I and II coalesce. - The study conducted by Mitkova et al. concluded that silver (Ag) acts as a “network modifier” for the glass compositions of the selenium-rich region I (FIG. 1). In this region, silver (Ag) phase separates into an Ag2Se-rich phase and a GetSe1−t phase which has less Se than the starting GexSe1−x material. In contrast, in the germanium-rich region II (FIG. 1), silver (Ag) acts as a “network former” for glass compositions, forms part of the backbone and reduces the connectivity of the glass.
- Referring back to FIG. 1 and further analyzing the ternary phase diagram with glass forming regions for (GexSe1−x)1−yAgy compounds, Applicant has discovered that the careful selection of the stoichiometry of a chalcogenide glass is directly correlated to the ability of the doped chalcogenide glass to maintain an amorphous state over a wide and continuous range of dopant metal concentrations and, therefore, to successfully function as a programmable memory cell.
- Accordingly, Applicant has discovered that, contrary to current belief in the semiconductor art, not all doped germanium selenide glass stoichiometries could be successfully used as non-volatile or semi-volatile memory devices. Applicant has discovered that optimization of a doped germanium selenide glass for switching operations in memory devices requires the doped germanium selenide glass all fully within a glass forming region, such as the glass forming regions I and II of FIG. 1 of Mitkova et al. In addition, for use in a memory device, the germanium selenide glass must have a glass transition temperature (Tg) high enough to allow the doped germanium selenide glass to withstand temperatures of subsequent wafer processing and/or chip packaging processes, for example wire bonding or encapsulation.
- According to the present invention, germanium selenide glass compositions capable of creating functional non-volatile memory devices require glass stoichiometries to fall in one of the following two ranges:
- a first stoichiometric range R1 including Ge18Se82 (with a maximum atomic percentage of Ag when doped of about 30% or less) continuously to Ge28Se72 (with a maximum atomic percentage of Ag when doped of about 20% or less) and which have the general formula (Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28 and wherein y1 represents the fit silver (Ag) atomic percentage which is the maximum amount which will keep the glass in the glass forming region. Typically, y1 is less than or equal to that which approximately satisfies equation (1):
- y 1=19+15*sin[0.217*x 1+3.23] (2)
- or
- a second stoichiometric range R2 of doped chalcogenide glasses including Ge39Se61 (with a maximum atomic percentage of Ag when doped of about 20% or less) continuously to Ge42Se58 (with a maximum atomic percentage of Ag when doped of about 15% or less) and which have the general formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42 and wherein y2 represents the fit silver (Ag) atomic percentage which is the maximum amount which will keep the glass in the glass forming region. Typically, y1 is less than or equal to that which approximately satisfies equation (2):
- y 2=21−11.5*exp[−(ln(x 2/44.4)/(0.84)2)] (2)
- For example, germanium selenide glasses having a selenium (Se) composition of about 62% to about 71% will not be able to form functional memory devices as the doped glass falls within the coridor88 (FIG. 1) and out of the first and second stoichiometric ranges R1, R2, described above. For example, a memory device using a doped germanium selenide glass having a selenium (Se) composition of about 63.5% and a silver (Ag) doping between about 7% to about 22% fails after one write/erase data retention cycle.
- Similarly, germanium selenide glasses having a selenium (Se) composition greater than about 82% will also not be able to form functional memory devices, as they fall out of the first and second stoichiometric ranges R1, R2 described above, when the amount of silver (Ag) dopant is sufficient for the switching operation. Doped chalcogenide germanium selenide glasses having a selenium (Se) composition less than about 58% will also be incapable of forming functional memory devices since the maximum amount of silver (Ag) dopant allowable to remain in glass forming region R2 is insufficient for the switching operation (the maximum silver atomic percentage is lower than about 7%).
- The following Table 1 is a compilation of data on silver-doped germanium selenide glasses used as non-volatile memory cells obtained by the Applicant. Carefully choosing the stoichiometry of the silver-doped germanium selenide glass to fall either within the first or second stoichiometric range R1, R2 described above allows the silver-doped germanium selenide glass to function as a non-volatile memory cell. This is because, above 82% Se, the maximum allowable Ag falls rapidly to less than 10% Ag allowed to remain in the glass forming region. This amount of Ag is insufficient to obtain good electrical switching.
TABLE 1 Edge Glass forming region Ag Ag-doped glass in Lot #, Wfr # at. % Se at. % Ge Functional? ternary phase diagram glass forming region? 0641274, wfr 5 63.5 36.5 Initially Yes; Fails >˜7 and <˜22 at. % Ag Only initially. after a write/erase data retention cycle. 0440263, wfr 14 68.5 31.5 No. Poor write erase >˜18 and <˜30 at. % Ag No. characteristics and limited data retention. 0540868, wfr 5 83.9 16.1 No. Devices would <˜10 at. % Ag No. not switch, remaining in low resistance state characteristic of too much Ag in the glass. 0440263, wfr 12 85.2 14.8 No. Devices that <˜7 at. % Ag No. would write were threshold switches. 0440263, wfr 8 80 20 Yes. Good write up to 34 at. % Ag Yes. characteristics and data retention. Good subsequent erases. 1344272, wfr 177 23 Yes. Good write and up to ˜33 at. % Ag Yes. erase characteristics. 2349273, wfr 7 75 25 Yes. Good write and up to ˜33 at. % Ag Yes. erase characteristics - The Ge20Se80 glass doped with Ag up to 34% (Table 1) falls entirely within the first stoichiometric range R1 of doped germanium selenide glasses and, therefore, falls within the glass forming regions of the present invention. Memory cells employing such Ge20Se80 glass doped with Ag up to 34% exhibit good write/erase characteristics and are fully functional. Additionally, memory cells with Ge23Se77 and Ge25Se75 doped with up to 33% Ag exhibit good write/erase characteristics. In contrast, the first four silver-doped germanium selenide compositions of Table 1 fall out of the glass forming regions when doped with an adequate amount of Ag for good electrical switching. Accordingly, the memory cells which use such silver-doped germanium selenide compositions are all non-functional because the devices do not switch and/or have poor write/erase characteristics. Out of the four non-functional silver-doped germanium selenide compositions of Table 1, only the Ge36.5Se63.5 doped with silver (Ag) with an atomic percentage greater that about 7% but smaller than about 22% exhibits initially good write/erase characteristics, but fails after one cycle.
- The data of Table 1 supports Applicant's observation that functional non-volatile memory devices based on a doped germanium selenide glass composition require such glass composition to have a particular stoichiometry that falls within one of the first or second stoichiometric range R1, R2 described above. However, as noted above, optimization of functional memory devices based on doped germanium selenide glasses requires glass transition temperatures (Tg) that allow the doped germanium selenide glasses to withstand temperatures for conventional fabrication and/or packaging processes, for example, wire bonding or encapsulation. Thus, in accordance with an embodiment of the present invention, germanium selenide glasses for non-volatile or semi-volatile memory devices have stoichiometries that fall within the two stoichiometric ranges R1, R2 described above, and have also a glass transition temperature (Tg) which is about or higher than the processing and/or packaging temperatures.
- Table 2 lists glass transition temperatures (Tg) measured for nine germanium selenide chalcogenide glasses:
TABLE 2 Tg at. % Ge at. % Se 107.39 12 88 165.54 18 82 183.91 20 80 209.37 23 77 228.57 24 76 249.1 25 75 334.83 30 70 415.76 33 67 346.67 40 60 - Typical temperatures for packaging of non-volatile memory devices are of about 170° C. to about 190° C. (e.g., for encapsulation) and can be as high as 230° C. (e.g., for wire bonding). Typical processing steps during the fabrication of such non-volatile memory devices, for example photoresist and/or nitride deposition processes, can also take place at temperatures of about 200° C. Accordingly, to obtain a viable chalcogenide glass composition for a memory cell of a memory device, the stoichiometry must fall within the first or second stoichiometric ranges R1, R2 discussed above and must have a glass transition temperature (Tg) which is about or higher than the highest packaging and/or processing temperatures used during the formation of the memory device or of the packaging of the memory device itself. This way, the selection of a germanium selenide glass for a functional memory cell accounts for both a stoichiometry that falls within glass forming regions and an adequate glass transition temperature (Tg). For example, a Ge25Se75 glass is a good candidate for a non-volatile memory device because the Ge25Se75 glass falls within the first stoichiometric range R1 described above and it also has a glass transition temperature (Tg) of about 250° C. Another good candidate is a Ge40Se60 glass because it also falls within the second stoichiometric range R2 described above and has a glass transition temperature (Tg) of about 347° C.
- Reference is now made to FIGS.2-10 which illustrate an exemplary embodiment of a non-volatile memory device 100 (FIG. 10) using a doped germanium selenide glass selected in accordance with the present invention. FIG. 2 depicts a portion of an insulating
layer 12 formed over asemiconductor substrate 10. The insulatinglayer 12 may be formed by any known deposition methods, such as sputtering by chemical vapor deposition (CVD), plasma enhanced CVD (PECVD) or physical vapor deposition (PVD), among others. The insulatinglayer 12 may be formed of a conventional insulating oxide, such as silicon oxide (SiO2), a silicon nitride (Si3N4), or a low dielectric constant material, among many others. - A
first electrode 14 is next formed over the insulatinglayer 12, as also illustrated in FIG. 2. Thefirst electrode 14 comprises any conductive material, for example, tungsten, tantalum, titanium, platinum, or silver, among many others. A dielectric layer 15 (FIG. 2) is next formed over thefirst electrode 14. Thedielectric layer 15 may comprise similar materials to those described above with reference to the insulatinglayer 12. - Referring now to FIG. 3, an
opening 13 is formed in thedielectric layer 15 and extending to thefirst electrode 14. Theopening 13 may be formed by known methods of the art, for example, by a conventional patterning and etching process. Achalcogenide glass 17 is next formed over thedielectric layer 15, to fill in theopening 13, as shown in FIG. 4. - According to an embodiment of the present invention, the
chalcogenide glass 17 is a germanium selenide glass having a Ge23Se77 stoichiometry that falls within the first stoichiometric range R1 and within a glass forming region of the present invention. The formation of thegermanium selenide glass 17 with Ge23Se77 stoichiometry in accordance with one exemplary embodiment may be accomplished by evaporating a germanium selenide glass which has been synthesized with the exact stoichiometries, i.e. 23% germanium and 77% selenium. In accordance with another exemplary embodiment, thegermanium selenide glass 17 with Ge23Se77 stoichiometry is formed by co-sputtering germanium and selenium in the appropriate ratios, or by sputtering using a Ge23Se77 target. In yet another embodiment of the invention, thegermanium selenide glass 17 with Ge23Se77 stoichiometry is formed by chemical vapor deposition with stoichiometric amounts of GeH4 and SeH2 gases (or various compositions of these gases) which result in a Ge23Se77 film. - Once the
germanium selenide glass 17 with the desired stoichiometry has been formed, the doping concentration of the silver dopant is selected with a maximum concentration in accordance with the ternary phase diagram of FIG. 1 and the equations (1) and (2) outlined above. Accordingly, for thegermanium selenide glass 17 with a Ge23Se77 stoichiometry, the maximum silver doping is about 33%. - Referring now to FIG. 5, incorporation of silver into the Ge23Se77 glass 17 may be accomplished by photodoping, that is depositing a
thin layer 18 comprising silver, preferably predominantly elemental silver, over the Ge23Se77 glass 17 and then “driving” the silver atoms within the Ge23Se77 glass by using light (FIG. 6), or by co-sputtering with Ag, Ge and Se, or Ag and a Ge23Se77 target, or Ag2Se and GexSe1−x. The thickness of thelayer 18 comprising silver is selected so that, when the silver is subsequently diffused into the germaniumselenide glass layer 17, the atomic percentage of Ag in resulting silver-doped chalcogenide glass 20 (FIG. 7) will allow such glass to fall within a glass forming region R1 or R2. - Depending upon the glass stoichiometry, the silver atoms will either incorporate themselves into the glass backbone (the Ge—Se structure) or react with Se to form Ag2Se, leaving behind a silver-doped germanium selenide glass 20 (FIG. 7) with a new Ge—Se stoichiometry. Thus, when about 33% of silver is incorporated into the Ge23Se77 glass, the system phase separates into an Ag2Se phase and a Ge30Se70 backbone glass.
- As mentioned above, the proper selection of the germanium selenide glass for the memory element100 (FIG. 10) requires the doped germanium selenide glass to fall within the glass forming region and to have a glass transition temperature (Tg) which is about or higher than the highest fabrication and/or packaging processing temperatures. Thus, for the exemplary embodiment described above, the silver-doped Ge23Se77 glass 20 of the memory device 100 (FIG. 10) can withstand processing temperatures at least as high as about 210° C.
- Referring now to FIG. 8, a second
conductive electrode material 16 is formed over the dopedgermanium selenide glass 20. The secondconductive electrode material 16 may comprise any electrical conductive material, for example, tungsten, tantalum, titanium, or silver, among many others, as long as it is a different material than thefirst electrode 14. - After the formation of the second conductive electrode material16 (FIG. 8), further steps to create a functional memory cell may be carried out. Patterning by photolithography, for example, may be employed to produce
memory element 20 a andsecond electrode 16 a, illustrated in FIG. 9. Referring now to FIG. 10, one or moredielectric layers 30 are formed over thesecond electrode 16 a and thedielectric layer 15 to complete the formation of the non-volatile memory device 100 (FIG. 10). Conventional processing steps can be further carried out to electrically couple thesecond electrode 16 a to various circuits of memory arrays. Alternatively, additional multilevel interconnect layers and associated dielectric layers could be formed from thememory cell 100 to appropriate regions of thesubstrate 10, as desired. - Although only two
electrodes non-volatile memory cell 100, it must be understood that the present invention contemplates the formation of any number of such non-volatile memory cells. - Although an exemplary memory cell fabrication has been described above using a Ge23Se77 composition, other Ge/Se stoichiometries for the glass composition within the R1, R2 ranges described above, besides Ge23Se77, can be used. For example, Ge25Se75 and Ge20Se80 compositions have been found to be particularly good compositions for memory cell fabrication.
- Although the present invention has been explained with reference to the formation of a doped germanium selenide glass with a stoichiometry selected according to the present invention, the invention is not limited to this embodiment and has applicability to other chalcogenide glasses. Accordingly, the stoichiometry of any chalcogenide glass comprising any one of oxygen (O), sulfur (S), selenium (Se) and tellurium (Te) and doped with a metal dopant may be selected so that the doped chalcogenide glass maintains an amorphous state over a wide and continuous range of dopant metal concentrations. Thus, the present invention contemplates any doped chalcogenide glass that falls fully within a glass-forming region (corresponding to a respective ternary phase diagram for a particular chalcogenide glass) and has a glass transition temperature (Tg) which is about or higher than the highest processing temperature for memory device fabrication.
- Further, although the invention has been explained with reference to the formation of a germanium selenide glass doped with silver, other dopants may be used also, depending on the device characteristics and as desired. Thus, the invention also contemplates chalcogenide glasses doped with copper, platinum, gold, silver, cadmium, iridium, ruthenium, cobalt, chromium, maganese or nickel, among many others.
- A typical processor-based
system 400 which includes amemory circuit 448, for example a PCRAM, one or both of which contain non-volatile or semi-volatile memory cells, such as thenon-volatile memory cell 100 according to the present invention is illustrated in FIG. 11. A processor system, such as a computer system, generally comprises a central processing unit (CPU) 444, such as a microprocessor, a digital signal processor, or other programmable digital logic devices, which communicates with an input/output (I/O)device 446 over abus 452. Thememory 448 communicates with the system overbus 452. - In the case of a computer system, the processor system may include peripheral devices such as a
floppy disk drive 454 and a compact disk (CD)ROM drive 456 which also communicate withCPU 444 over thebus 452.Memory 448 is preferably constructed as an integrated circuit, which includes one or morenon-volatile memory cells 100. If desired, thememory 448 may be combined with the processor, forexample CPU 444, in a single integrated circuit. - The above description and drawings are only to be considered illustrative of exemplary embodiments which achieve the features and advantages of the present invention. Modification and substitutions to specific process conditions and structures can be made without departing from the spirit and scope of the present invention. Accordingly, the invention is not to be considered as being limited by the foregoing description and drawings, but is only limited by the scope of the appended claims.
Claims (43)
1. A memory cell comprising:
a chalcogenide glass doped with a metal, said chalcogenide glass having a stoichiometry and a maxium allowable amount of metal dopant which causes said chalcogenide glass to remain in a glass forming region;
a first electrode and a second electrode in contact with said chalcogenide glass; and
a dendrite formed between said first and second electrodes when voltage is applied to said first and second electrodes.
2. The memory cell of claim 1 , wherein said chalcogenide glass has a glass transition temperature which is about or higher than the highest temperature used in the formation and packaging of a memory device containing said memory cell.
3. The memory cell of claim 1 , wherein said chalcogenide glass comprises a material selected from the group consisting of oxygen, sulfur, tellurium and selenium.
4. The memory cell of claim 3 , wherein said chalcogenide glass comprises oxygen.
5. The memory cell of claim 3 , wherein said chalcogenide glass comprises sulfur.
6. The memory cell of claim 3 , wherein said chalcogenide glass comprises tellurium.
7. The memory cell of claim 3 , wherein said chalcogenide glass comprises selenium.
8. The memory cell of claim 1 , wherein said metal is selected from the group consisting of silver, copper, platinum, gold, cadmium, ruthenium, cobalt, zinc, chromium, maganese and nickel.
9. The memory cell of claim 1 , wherein said chalcogenide glass is a germanium selenide glass.
10. The memory cell of claim 9 , wherein said chalcogenide glass is a germanium selenide glass doped with silver.
11. A non-volatile memory cell comprising:
a germanium selenide glass doped with silver, said silver doping being in a concentration which maintains said germanium selenide glass in the glass forming region;
a first electrode and a second electrode in contact with said doped germanium selenide glass; and
a dendrite formed between said first and second electrodes when voltage is applied to said first and second electrodes.
12. The non-volatile memory cell of claim 11 , wherein said germanium selenide glass has a glass transition temperature which is about or higher than the highest temperature used in the fabrication and packaging of a memory device containing said non-volatile memory cell.
13. The non-volatile memory cell of claim 11 , wherein said germanium selenide glass comprises a material having the formula (Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28.
14. The non-volatile memory cell of claim 13 , wherein y1 represents a silver atomic percentage which is less than or equal to that which approximately satisfies equation y1=19+15 * sin[0.217*x1+3.23].
15. The non-volatile memory cell of claim 11 , wherein said germanium selenide glass comprises a material having the formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42.
16. The non-volatile memory cell of claim 15 , wherein y2 represents a silver atomic percentage which is less than or equal to that which approximately satisfies equation y2=21−11.5 *exp[−(ln(x2/44.4)/(0.84)2)].
17. A chalcogenide glass material having the formula (Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region.
18. The chalcogenide glass material of claim 17 , wherein x1=23.
19. The chalcogenide glass material of claim 17 , wherein x1=25.
20. The chalcogenide glass material of claim 17 , wherein x1=20.
21. The chalcogenide glass material of claim 17 , wherein y1 represents a silver atomic percentage which is less than or equal to that which approximately satisfies equation y1=19+15 * sin[0.217*x1+3.23].
22. A chalcogenide glass material having the formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region.
23. The chalcogenide glass material of claim 22 , wherein y2 represents a silver atomic percentage which is less than or equal to that which approximately satisfies equation y2=21−11.5 *exp[−(ln(x2/44.4)/(0.84)2)].
24. A memory cell comprising:
a germanium selenide glass having the formula (Gex1Se1−x1)1−y1Agy1,wherein 18≦x1≦28 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region; and,
at least two electrodes in contact with said germanium selenide glass, said germanium selenide glass forming a dendrite between at least two electrodes in response to a voltage applied across said at least two electrodes.
25. A memory cell comprising:
a germanium selenide glass having the formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region; and
at least two electrodes in contact with said germanium selenide glass, said germanium selenide glass forming a dendrite between at least two electrodes in response to a voltage applied across said at least two electrodes.
26. A method of forming a memory cell comprising the steps of:
providing a chalcogenide glass over a substrate;
doping said chalcogenide glass with a metal to form a doped chalcogenide glass, said doped chalcogenide glass having a stoichiometry which causes said doped chalcogenide glass to be in a glass forming region, said doped chalcogenide glass having a glass transition temperature which is about or higher than the highest temperature used in the formation and packaging of a memory device containing said memory cell; and,
forming a plurality of electrodes in contact with said doped chalcogenide glass.
27. A method of forming a memory cell comprising the steps of:
providing a germanium selenide glass having the formula (Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28 over a substrate, and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region; and,
forming at least two electrodes in contact with said germanium selenide glass at locations which permit said glass to transition between high and low resistance states in response to signals applied to said electrodes.
28. The method of claim 27 , wherein x1=23.
29. The method of claim 27 , wherein x1=25.
30. The method of claim 27 , wherein x1=20.
31. A method of forming a memory cell comprising the steps of:
providing a germanium selenide glass having the formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region; and,
forming at least two electrodes in contact with said germanium selenide glass at locations which permit said glass to transition between high and low resistance states in response to signals applied to said electrodes.
32. A method of operating a memory cell comprising the steps of:
applying a voltage across a germanium selenide glass having the formula (Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region, to change the resistance state of said glass.
33. The method of claim 32 , wherein x1=23.
34. The method of claim 32 , wherein x1=25.
35. The method of claim 32 , wherein x1=20.
36. A method of operating a memory cell comprising the steps of:
applying a voltage across a germanium selenide glass having the formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region, to change the resistance state of said glass.
37. A processor system comprising:
a processor; and
an integrated circuit coupled to said processor, at least one of said processor and integrated circuit including a memory cell, said memory cell comprising:
a germanium selenide glass having the formula(Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region; and
at least two electrodes in contact with said doped germanium selenide glass, said germanium selenide glass changing a resistance state in response to application of a voltage across said at least two electrodes.
38. The processor system of claim 37 , wherein said processor and said integrated circuit are integrated on same chip.
39. The processor system of claim 37 , wherein x1=23.
40. The processor system of claim 37 , wherein x1=25.
41. The processor system of claim 37 , wherein x1=20.
42. A processor system comprising:
a processor; and
an integrated circuit coupled to said processor, at least one of said processor and integrated circuit including a memory cell, said memory cell comprising:
a germanium selenide glass having the formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region; and
at least two electrodes in contact with said doped germanium selenide glass, said germanium selenide glass changing a resistance state in response to application of a voltage across said at least two electrodes.
43. The processor-based system of claim 42 , wherein said processor and said integrated circuit are integrated on same chip.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/941,544 US20030047765A1 (en) | 2001-08-30 | 2001-08-30 | Stoichiometry for chalcogenide glasses useful for memory devices and method of formation |
US10/356,634 US20030146427A1 (en) | 2001-08-30 | 2003-02-03 | Stoichiometry for chalcogenide glasses useful for memory devices and method of formation |
US10/603,670 US6888155B2 (en) | 2001-08-30 | 2003-06-26 | Stoichiometry for chalcogenide glasses useful for memory devices and method of formation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/941,544 US20030047765A1 (en) | 2001-08-30 | 2001-08-30 | Stoichiometry for chalcogenide glasses useful for memory devices and method of formation |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/356,634 Division US20030146427A1 (en) | 2001-08-30 | 2003-02-03 | Stoichiometry for chalcogenide glasses useful for memory devices and method of formation |
US10/603,670 Continuation US6888155B2 (en) | 2001-08-30 | 2003-06-26 | Stoichiometry for chalcogenide glasses useful for memory devices and method of formation |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030047765A1 true US20030047765A1 (en) | 2003-03-13 |
Family
ID=25476667
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/941,544 Abandoned US20030047765A1 (en) | 2001-08-30 | 2001-08-30 | Stoichiometry for chalcogenide glasses useful for memory devices and method of formation |
US10/356,634 Abandoned US20030146427A1 (en) | 2001-08-30 | 2003-02-03 | Stoichiometry for chalcogenide glasses useful for memory devices and method of formation |
US10/603,670 Expired - Lifetime US6888155B2 (en) | 2001-08-30 | 2003-06-26 | Stoichiometry for chalcogenide glasses useful for memory devices and method of formation |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/356,634 Abandoned US20030146427A1 (en) | 2001-08-30 | 2003-02-03 | Stoichiometry for chalcogenide glasses useful for memory devices and method of formation |
US10/603,670 Expired - Lifetime US6888155B2 (en) | 2001-08-30 | 2003-06-26 | Stoichiometry for chalcogenide glasses useful for memory devices and method of formation |
Country Status (1)
Country | Link |
---|---|
US (3) | US20030047765A1 (en) |
Cited By (103)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020116955A1 (en) * | 2001-02-19 | 2002-08-29 | Sumitomo Electric Industries, Ltd. | Method of forming soot preform |
US20020168852A1 (en) * | 2001-05-11 | 2002-11-14 | Harshfield Steven T. | PCRAM memory cell and method of making same |
US20030027416A1 (en) * | 2001-08-01 | 2003-02-06 | Moore John T. | Method of forming integrated circuitry, method of forming memory circuitry, and method of forming random access memory circuitry |
US20030045054A1 (en) * | 2001-08-29 | 2003-03-06 | Campbell Kristy A. | Method of forming non-volatile resistance variable devices, method of forming a programmable memory cell of memory circuitry, and a non-volatile resistance variable device |
US20030045049A1 (en) * | 2001-08-29 | 2003-03-06 | Campbell Kristy A. | Method of forming chalcogenide comprising devices |
US20030047773A1 (en) * | 2001-03-15 | 2003-03-13 | Jiutao Li | Agglomeration elimination for metal sputter deposition of chalcogenides |
US20030156463A1 (en) * | 2002-02-19 | 2003-08-21 | Casper Stephen L. | Programmable conductor random access memory and method for sensing same |
US20030156468A1 (en) * | 2002-02-20 | 2003-08-21 | Campbell Kristy A. | Resistance variable 'on' memory |
US20030169625A1 (en) * | 2002-03-05 | 2003-09-11 | Glen Hush | Programmable conductor random access memory and method for sensing same |
US20030173558A1 (en) * | 2002-03-14 | 2003-09-18 | Campbell Kristy A. | Methods and apparatus for resistance variable material cells |
US20030193053A1 (en) * | 2002-04-10 | 2003-10-16 | Gilton Terry L. | Thin film diode integrated with chalcogenide memory cell |
US20030194865A1 (en) * | 2002-04-10 | 2003-10-16 | Gilton Terry L. | Method of manufacture of programmable conductor memory |
US20030193059A1 (en) * | 2002-04-10 | 2003-10-16 | Gilton Terry L. | Programmable conductor memory cell structure and method therefor |
US20030206433A1 (en) * | 2002-05-03 | 2003-11-06 | Glen Hush | Dual write cycle programmable conductor memory system and method of operation |
US20030223292A1 (en) * | 2002-05-16 | 2003-12-04 | Hasan Nejad | Stacked 1T-nmemory cell structure |
US20030228717A1 (en) * | 2002-06-06 | 2003-12-11 | Jiutao Li | Co-sputter deposition of metal-doped chalcogenides |
US20040029351A1 (en) * | 2002-01-31 | 2004-02-12 | Gilton Terry L. | Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures |
US20040038480A1 (en) * | 2002-08-22 | 2004-02-26 | Moore John T. | Method of manufacture of a PCRAM memory cell |
US20040043553A1 (en) * | 2002-06-06 | 2004-03-04 | Jiutao Li | Elimination of dendrite formation during metal/chalcogenide glass deposition |
US20040040835A1 (en) * | 2002-08-29 | 2004-03-04 | Jiutao Li | Silver selenide film stoichiometry and morphology control in sputter deposition |
US20040053461A1 (en) * | 2002-08-29 | 2004-03-18 | Moore John T. | Graded GexSe100-x concentration in PCRAM |
US20040071042A1 (en) * | 2002-01-04 | 2004-04-15 | John Moore | PCRAM rewrite prevention |
US20040124407A1 (en) * | 2000-02-11 | 2004-07-01 | Kozicki Michael N. | Scalable programmable structure, an array including the structure, and methods of forming the same |
US20040157417A1 (en) * | 2002-08-29 | 2004-08-12 | Moore John T. | Methods to form a memory cell with metal-rich metal chalcogenide |
US6791859B2 (en) | 2001-11-20 | 2004-09-14 | Micron Technology, Inc. | Complementary bit PCRAM sense amplifier and method of operation |
US20040180533A1 (en) * | 2003-03-14 | 2004-09-16 | Li Li | Method for filling via with metal |
US20040192006A1 (en) * | 2002-02-20 | 2004-09-30 | Campbell Kristy A. | Layered resistance variable memory device and method of fabrication |
US6813176B2 (en) | 2001-08-30 | 2004-11-02 | Micron Technology, Inc. | Method of retaining memory state in a programmable conductor RAM |
US20040223357A1 (en) * | 2002-02-20 | 2004-11-11 | Gilton Terry L. | Multiple data state memory cell |
US20040223390A1 (en) * | 2002-02-15 | 2004-11-11 | Campbell Kristy A. | Resistance variable memory element having chalcogenide glass for improved switching characteristics |
US20040229423A1 (en) * | 2001-11-19 | 2004-11-18 | Moore John T. | Electrode structure for use in an integrated circuit |
US20040264242A1 (en) * | 2002-05-16 | 2004-12-30 | Hasan Nejad | Stacked 1T-nMTJ MRAM structure |
US6847535B2 (en) | 2002-02-20 | 2005-01-25 | Micron Technology, Inc. | Removable programmable conductor memory card and associated read/write device and method of operation |
US20050017233A1 (en) * | 2003-07-21 | 2005-01-27 | Campbell Kristy A. | Performance PCRAM cell |
US20050026433A1 (en) * | 2001-08-30 | 2005-02-03 | Jiutao Li | Integrated circuit device and fabrication using metal-doped chalcogenide materials |
US20050054207A1 (en) * | 2002-08-29 | 2005-03-10 | Micron Technology, Inc. | Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes |
US20050059187A1 (en) * | 2003-09-17 | 2005-03-17 | Gilton Terry L. | Non-volatile memory structure |
US20050162883A1 (en) * | 2002-08-08 | 2005-07-28 | Hasan Nejad | Columnar 1T-nMemory cell structure and its method of formation and operation |
US20050201174A1 (en) * | 2004-03-10 | 2005-09-15 | Klein Dean A. | Power management control and controlling memory refresh operations |
US20050202588A1 (en) * | 2004-03-10 | 2005-09-15 | Brooks Joseph F. | Method of forming a chalcogenide material containing device |
DE102004011430A1 (en) * | 2004-03-09 | 2005-09-29 | Infineon Technologies Ag | Semiconductor memory cell, method for its production and semiconductor memory device |
US20060012008A1 (en) * | 2004-07-19 | 2006-01-19 | Campbell Kristy A | Resistance variable memory device and method of fabrication |
US20060011910A1 (en) * | 2004-07-19 | 2006-01-19 | Micron Technology, Inc. | PCRAM device with switching glass layer |
US20060035403A1 (en) * | 2004-08-12 | 2006-02-16 | Campbell Kristy A | PCRAM device with switching glass layer |
US20060033094A1 (en) * | 2004-08-12 | 2006-02-16 | Campbell Kristy A | Resistance variable memory with temperature tolerant materials |
US20060044906A1 (en) * | 2004-09-01 | 2006-03-02 | Ethan Williford | Sensing of resistance variable memory devices |
US20060104142A1 (en) * | 2002-08-29 | 2006-05-18 | Gilton Terry L | Software refreshed memory device and method |
US20060131556A1 (en) * | 2004-12-22 | 2006-06-22 | Micron Technology, Inc. | Small electrode for resistance variable devices |
US20060131555A1 (en) * | 2004-12-22 | 2006-06-22 | Micron Technology, Inc. | Resistance variable devices with controllable channels |
US20060237707A1 (en) * | 2005-04-22 | 2006-10-26 | Micron Technology, Inc. | Memory array for increased bit density and method of forming the same |
US20060252176A1 (en) * | 2002-08-29 | 2006-11-09 | Micron Technology, Inc. | Memory element and its method of formation |
US20060256640A1 (en) * | 2005-05-16 | 2006-11-16 | Micron Technology, Inc. | Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory |
US20060270099A1 (en) * | 2001-08-29 | 2006-11-30 | Micron Technology, Inc. | Method of forming non-volatile resistance variable devices and method of forming a programmable memory cell of memory circuitry |
US20070008786A1 (en) * | 2005-07-11 | 2007-01-11 | Scheuerlein Roy E | Apparatus and method for reading an array of nonvolatile memory cells including switchable resistor memory elements |
US20070007506A1 (en) * | 2002-02-20 | 2007-01-11 | Micron Technology, Inc. | Layered resistance variable memory device and method of fabrication |
US20070008785A1 (en) * | 2005-07-11 | 2007-01-11 | Scheuerlein Roy E | Apparatus and method for programming an array of nonvolatile memory cells including switchable resistor memory elements |
US20070008768A1 (en) * | 2005-07-08 | 2007-01-11 | Micron Technology, Inc. | Process for erasing chalcogenide variable resistance memory bits |
US20070008773A1 (en) * | 2005-07-11 | 2007-01-11 | Matrix Semiconductor, Inc. | Nonvolatile memory cell comprising switchable resistor and transistor |
US20070023744A1 (en) * | 2005-08-01 | 2007-02-01 | Micron Technology, Inc. | Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication |
US20070029537A1 (en) * | 2005-08-02 | 2007-02-08 | Micron Technology, Inc. | Phase change memory cell and method of formation |
US20070030554A1 (en) * | 2005-08-02 | 2007-02-08 | Micron Technology, Inc. | Method and apparatus for providing color changing thin film material |
US20070035990A1 (en) * | 2005-08-15 | 2007-02-15 | Micron Technology, Inc. | Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance |
US20070034921A1 (en) * | 2005-08-09 | 2007-02-15 | Micron Technology, Inc. | Access transistor for memory device |
US20070037316A1 (en) * | 2005-08-09 | 2007-02-15 | Micron Technology, Inc. | Memory cell contact using spacers |
US20070047297A1 (en) * | 2005-08-31 | 2007-03-01 | Campbell Kristy A | Resistance variable memory element with threshold device and method of forming the same |
US20070070690A1 (en) * | 2005-09-28 | 2007-03-29 | Scheuerlein Roy E | Method for using a multi-use memory cell and memory array |
US20070090354A1 (en) * | 2005-08-11 | 2007-04-26 | Micron Technology, Inc. | Chalcogenide-based electrokinetic memory element and method of forming the same |
US20070097737A1 (en) * | 2005-11-02 | 2007-05-03 | Isamu Asano | Electrically rewritable non-volatile memory element and method of manufacturing the same |
US20070104746A1 (en) * | 2005-07-29 | 2007-05-10 | Seishiro Fujii | Methods and compositions for reducing skin damage |
US20070133255A1 (en) * | 2005-12-12 | 2007-06-14 | Micron Technology, Inc. | Method and apparatus processing variable resistance memory cell write operation |
US20070279975A1 (en) * | 2006-06-06 | 2007-12-06 | Hudgens Stephen J | Refreshing a phase change memory |
US20080025089A1 (en) * | 2006-07-31 | 2008-01-31 | Scheuerlein Roy E | Method for reading a multi-level passive element memory cell array |
US20080025062A1 (en) * | 2006-07-31 | 2008-01-31 | Scheuerlein Roy E | Method for using a mixed-use memory array with different data states |
US20080023790A1 (en) * | 2006-07-31 | 2008-01-31 | Scheuerlein Roy E | Mixed-use memory array |
US20080025088A1 (en) * | 2006-07-31 | 2008-01-31 | Scheuerlein Roy E | Apparatus for reading a multi-level passive element memory cell array |
US20080025118A1 (en) * | 2006-07-31 | 2008-01-31 | Scheuerlein Roy E | Method for using a mixed-use memory array |
US20080075843A1 (en) * | 2006-09-27 | 2008-03-27 | Samsung Electronics Co., Ltd. | Method of Forming a Phase-Change Memory Unit and Method of Manufacturing a Phase-Change Memory Device Using the Same |
US20080121859A1 (en) * | 2006-10-19 | 2008-05-29 | Boise State University | Forced ion migration for chalcogenide phase change memory device |
US20080180982A1 (en) * | 2002-05-16 | 2008-07-31 | Hasan Nejad | Stacked 1T-nmemory cell structure |
US20090261316A1 (en) * | 2006-08-29 | 2009-10-22 | Jun Liu | Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication |
EP2112664A1 (en) | 2001-12-20 | 2009-10-28 | Micron Technology, Inc. | Programmable conductor random access memory and a method for writing thereto |
US20100027324A1 (en) * | 2008-08-01 | 2010-02-04 | Boise State University | Variable integrated analog resistor |
US7663133B2 (en) | 2005-04-22 | 2010-02-16 | Micron Technology, Inc. | Memory elements having patterned electrodes and method of forming the same |
WO2010123517A1 (en) | 2009-04-20 | 2010-10-28 | Sandisk 3D Llc | Memory system with data line switching scheme |
US20110019495A1 (en) * | 2006-07-31 | 2011-01-27 | Scheuerlein Roy E | Decoder circuitry providing forward and reverse modes of memory array operation and method for biasing same |
US20110079709A1 (en) * | 2009-10-07 | 2011-04-07 | Campbell Kristy A | Wide band sensor |
US20110096588A1 (en) * | 2009-10-26 | 2011-04-28 | Fasoli Luca G | Non-volatile memory array architecture incorporating 1t-1r near 4f2 memory cell |
WO2011075453A1 (en) | 2009-12-15 | 2011-06-23 | Sandisk 3D Llc | Program cycle skip |
WO2011075452A1 (en) | 2009-12-15 | 2011-06-23 | Sandisk 3D Llc | 3d memory device with page register not like sense amplifier circuits and sense amplifier interface underneath memory array |
US8101936B2 (en) | 2005-02-23 | 2012-01-24 | Micron Technology, Inc. | SnSe-based limited reprogrammable cell |
WO2012118618A1 (en) | 2011-03-03 | 2012-09-07 | Sandisk 3D Llc | Three dimensional memory system with column pipeline |
US8284590B2 (en) | 2010-05-06 | 2012-10-09 | Boise State University | Integratable programmable capacitive device |
WO2012148852A1 (en) | 2011-04-27 | 2012-11-01 | Sandisk 3D Llc | Non-volatile storage system with dual block programming |
US8467236B2 (en) | 2008-08-01 | 2013-06-18 | Boise State University | Continuously variable resistor |
US20130248810A1 (en) * | 2006-04-04 | 2013-09-26 | Micron Technology, Inc. | Memory elements using self-aligned phase change material layers and methods of manufacturing same |
US8553476B2 (en) | 2011-03-03 | 2013-10-08 | Sandisk 3D Llc | Three dimensional memory system with page of data across word lines |
WO2014149586A1 (en) | 2013-03-15 | 2014-09-25 | Sandisk 3D Llc | Dynamic address grouping for parallel programming in non-volatile memory |
WO2014149585A1 (en) | 2013-03-15 | 2014-09-25 | Sandisk 3D Llc | Program cycle skip evaluation before write operations in non-volatile memory |
WO2015057967A1 (en) | 2013-10-16 | 2015-04-23 | Sandisk 3D Llc | Regrouping and skipping cycles in non-volatile memory |
US9053766B2 (en) | 2011-03-03 | 2015-06-09 | Sandisk 3D, Llc | Three dimensional memory system with intelligent select circuit |
US9178141B2 (en) | 2006-04-04 | 2015-11-03 | Micron Technology, Inc. | Memory elements using self-aligned phase change material layers and methods of manufacturing same |
US9401472B1 (en) * | 2010-09-23 | 2016-07-26 | Adesto Technologies Corporation | Programmable impedance elements and devices that include such elements |
US10032489B1 (en) | 2017-03-15 | 2018-07-24 | Sandisk Technologies Llc | Sensing amplifier to detect the memory cell current transition |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6737312B2 (en) * | 2001-08-27 | 2004-05-18 | Micron Technology, Inc. | Method of fabricating dual PCRAM cells sharing a common electrode |
TWI245288B (en) * | 2003-03-20 | 2005-12-11 | Sony Corp | Semiconductor memory element and semiconductor memory device using the same |
US7471552B2 (en) * | 2003-08-04 | 2008-12-30 | Ovonyx, Inc. | Analog phase change memory |
US6972427B2 (en) * | 2004-04-29 | 2005-12-06 | Infineon Technologies Ag | Switching device for reconfigurable interconnect and method for making the same |
DE102004035830A1 (en) * | 2004-07-23 | 2006-02-16 | Infineon Technologies Ag | Memory device with thermal insulation layers |
US20060056233A1 (en) * | 2004-09-10 | 2006-03-16 | Parkinson Ward D | Using a phase change memory as a replacement for a buffered flash memory |
US7749805B2 (en) * | 2005-03-10 | 2010-07-06 | Qimonda Ag | Method for manufacturing an integrated circuit including an electrolyte material layer |
KR100682939B1 (en) * | 2005-03-16 | 2007-02-15 | 삼성전자주식회사 | Semiconductor memory device with three dimensional solid electrolyte structure and manufacturing method thereof |
US7521705B2 (en) * | 2005-08-15 | 2009-04-21 | Micron Technology, Inc. | Reproducible resistance variable insulating memory devices having a shaped bottom electrode |
US20070045606A1 (en) * | 2005-08-30 | 2007-03-01 | Michele Magistretti | Shaping a phase change layer in a phase change memory cell |
US7579611B2 (en) * | 2006-02-14 | 2009-08-25 | International Business Machines Corporation | Nonvolatile memory cell comprising a chalcogenide and a transition metal oxide |
US7745231B2 (en) * | 2007-04-17 | 2010-06-29 | Micron Technology, Inc. | Resistive memory cell fabrication methods and devices |
US7718533B2 (en) * | 2007-05-08 | 2010-05-18 | Micron Technology, Inc. | Inverted variable resistance memory cell and method of making the same |
US7859893B2 (en) * | 2007-05-31 | 2010-12-28 | Micron Technology, Inc. | Phase change memory structure with multiple resistance states and methods of programming and sensing same |
FR2929759B1 (en) * | 2008-04-03 | 2010-04-16 | Commissariat Energie Atomique | MAGNETIC DEVICE INCORPORATING A MAGNETORESISTIVE STACK |
US7825479B2 (en) * | 2008-08-06 | 2010-11-02 | International Business Machines Corporation | Electrical antifuse having a multi-thickness dielectric layer |
US7888165B2 (en) * | 2008-08-14 | 2011-02-15 | Micron Technology, Inc. | Methods of forming a phase change material |
US7834342B2 (en) * | 2008-09-04 | 2010-11-16 | Micron Technology, Inc. | Phase change material and methods of forming the phase change material |
US9153776B2 (en) * | 2013-11-01 | 2015-10-06 | Micron Technology, Inc. | Memory cells and methods of forming memory cells |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5272667A (en) * | 1989-12-29 | 1993-12-21 | Matsushita Electric Industrial Co., Ltd. | Optical information recording apparatus for recording optical information in a phase change type optical recording medium and method therefor |
US5761115A (en) * | 1996-05-30 | 1998-06-02 | Axon Technologies Corporation | Programmable metallization cell structure and method of making same |
US6226308B1 (en) * | 1995-08-25 | 2001-05-01 | Pirelli Cavi E Sistemi Spa | Optical waveguide, waveguide amplifier and laser |
US20020168820A1 (en) * | 2000-09-08 | 2002-11-14 | Kozicki Michael N. | Microelectronic programmable device and methods of forming and programming the same |
US6487106B1 (en) * | 1999-01-12 | 2002-11-26 | Arizona Board Of Regents | Programmable microelectronic devices and method of forming and programming same |
Family Cites Families (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3271591A (en) * | 1963-09-20 | 1966-09-06 | Energy Conversion Devices Inc | Symmetrical current controlling device |
US3868651A (en) * | 1970-08-13 | 1975-02-25 | Energy Conversion Devices Inc | Method and apparatus for storing and reading data in a memory having catalytic material to initiate amorphous to crystalline change in memory structure |
US4267261A (en) * | 1971-07-15 | 1981-05-12 | Energy Conversion Devices, Inc. | Method for full format imaging |
US3961314A (en) * | 1974-03-05 | 1976-06-01 | Energy Conversion Devices, Inc. | Structure and method for producing an image |
US3966317A (en) * | 1974-04-08 | 1976-06-29 | Energy Conversion Devices, Inc. | Dry process production of archival microform records from hard copy |
US4177474A (en) | 1977-05-18 | 1979-12-04 | Energy Conversion Devices, Inc. | High temperature amorphous semiconductor member and method of making the same |
US4737379A (en) * | 1982-09-24 | 1988-04-12 | Energy Conversion Devices, Inc. | Plasma deposited coatings, and low temperature plasma method of making same |
US4545111A (en) * | 1983-01-18 | 1985-10-08 | Energy Conversion Devices, Inc. | Method for making, parallel preprogramming or field programming of electronic matrix arrays |
US4608296A (en) * | 1983-12-06 | 1986-08-26 | Energy Conversion Devices, Inc. | Superconducting films and devices exhibiting AC to DC conversion |
US4673957A (en) * | 1984-05-14 | 1987-06-16 | Energy Conversion Devices, Inc. | Integrated circuit compatible thin film field effect transistor and method of making same |
US4668968A (en) * | 1984-05-14 | 1987-05-26 | Energy Conversion Devices, Inc. | Integrated circuit compatible thin film field effect transistor and method of making same |
US4843443A (en) * | 1984-05-14 | 1989-06-27 | Energy Conversion Devices, Inc. | Thin film field effect transistor and method of making same |
US4769338A (en) * | 1984-05-14 | 1988-09-06 | Energy Conversion Devices, Inc. | Thin film field effect transistor and method of making same |
US4670763A (en) * | 1984-05-14 | 1987-06-02 | Energy Conversion Devices, Inc. | Thin film field effect transistor |
US4678679A (en) * | 1984-06-25 | 1987-07-07 | Energy Conversion Devices, Inc. | Continuous deposition of activated process gases |
US4646266A (en) * | 1984-09-28 | 1987-02-24 | Energy Conversion Devices, Inc. | Programmable semiconductor structures and methods for using the same |
US4637895A (en) * | 1985-04-01 | 1987-01-20 | Energy Conversion Devices, Inc. | Gas mixtures for the vapor deposition of semiconductor material |
US4664939A (en) * | 1985-04-01 | 1987-05-12 | Energy Conversion Devices, Inc. | Vertical semiconductor processor |
US4710899A (en) | 1985-06-10 | 1987-12-01 | Energy Conversion Devices, Inc. | Data storage medium incorporating a transition metal for increased switching speed |
US4766471A (en) * | 1986-01-23 | 1988-08-23 | Energy Conversion Devices, Inc. | Thin film electro-optical devices |
US4818717A (en) * | 1986-06-27 | 1989-04-04 | Energy Conversion Devices, Inc. | Method for making electronic matrix arrays |
US4728406A (en) * | 1986-08-18 | 1988-03-01 | Energy Conversion Devices, Inc. | Method for plasma - coating a semiconductor body |
US4809044A (en) * | 1986-08-22 | 1989-02-28 | Energy Conversion Devices, Inc. | Thin film overvoltage protection devices |
US4845533A (en) * | 1986-08-22 | 1989-07-04 | Energy Conversion Devices, Inc. | Thin film electrical devices with amorphous carbon electrodes and method of making same |
US4853785A (en) * | 1986-10-15 | 1989-08-01 | Energy Conversion Devices, Inc. | Electronic camera including electronic signal storage cartridge |
US4788594A (en) | 1986-10-15 | 1988-11-29 | Energy Conversion Devices, Inc. | Solid state electronic camera including thin film matrix of photosensors |
US4891330A (en) * | 1987-07-27 | 1990-01-02 | Energy Conversion Devices, Inc. | Method of fabricating n-type and p-type microcrystalline semiconductor alloy material including band gap widening elements |
US4775425A (en) | 1987-07-27 | 1988-10-04 | Energy Conversion Devices, Inc. | P and n-type microcrystalline semiconductor alloy material including band gap widening elements, devices utilizing same |
US5159661A (en) | 1990-10-05 | 1992-10-27 | Energy Conversion Devices, Inc. | Vertically interconnected parallel distributed processor |
US5534712A (en) * | 1991-01-18 | 1996-07-09 | Energy Conversion Devices, Inc. | Electrically erasable memory elements characterized by reduced current and improved thermal stability |
US5341328A (en) * | 1991-01-18 | 1994-08-23 | Energy Conversion Devices, Inc. | Electrically erasable memory elements having reduced switching current requirements and increased write/erase cycle life |
US5335219A (en) * | 1991-01-18 | 1994-08-02 | Ovshinsky Stanford R | Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memory elements fabricated therefrom, and arrays fabricated from the memory elements |
US5414271A (en) * | 1991-01-18 | 1995-05-09 | Energy Conversion Devices, Inc. | Electrically erasable memory elements having improved set resistance stability |
US5596522A (en) * | 1991-01-18 | 1997-01-21 | Energy Conversion Devices, Inc. | Homogeneous compositions of microcrystalline semiconductor material, semiconductor devices and directly overwritable memory elements fabricated therefrom, and arrays fabricated from the memory elements |
US5166758A (en) | 1991-01-18 | 1992-11-24 | Energy Conversion Devices, Inc. | Electrically erasable phase change memory |
US5296716A (en) * | 1991-01-18 | 1994-03-22 | Energy Conversion Devices, Inc. | Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom |
US5406509A (en) * | 1991-01-18 | 1995-04-11 | Energy Conversion Devices, Inc. | Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom |
US5534711A (en) * | 1991-01-18 | 1996-07-09 | Energy Conversion Devices, Inc. | Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom |
US5536947A (en) * | 1991-01-18 | 1996-07-16 | Energy Conversion Devices, Inc. | Electrically erasable, directly overwritable, multibit single cell memory element and arrays fabricated therefrom |
US5128099A (en) * | 1991-02-15 | 1992-07-07 | Energy Conversion Devices, Inc. | Congruent state changeable optical memory material and device |
US5177567A (en) * | 1991-07-19 | 1993-01-05 | Energy Conversion Devices, Inc. | Thin-film structure for chalcogenide electrical switching devices and process therefor |
US5359205A (en) | 1991-11-07 | 1994-10-25 | Energy Conversion Devices, Inc. | Electrically erasable memory elements characterized by reduced current and improved thermal stability |
US5500532A (en) * | 1994-08-18 | 1996-03-19 | Arizona Board Of Regents | Personal electronic dosimeter |
US5543737A (en) * | 1995-02-10 | 1996-08-06 | Energy Conversion Devices, Inc. | Logical operation circuit employing two-terminal chalcogenide switches |
US5751012A (en) * | 1995-06-07 | 1998-05-12 | Micron Technology, Inc. | Polysilicon pillar diode for use in a non-volatile memory cell |
US5714768A (en) * | 1995-10-24 | 1998-02-03 | Energy Conversion Devices, Inc. | Second-layer phase change memory array on top of a logic device |
US5694054A (en) | 1995-11-28 | 1997-12-02 | Energy Conversion Devices, Inc. | Integrated drivers for flat panel displays employing chalcogenide logic elements |
US5591501A (en) * | 1995-12-20 | 1997-01-07 | Energy Conversion Devices, Inc. | Optical recording medium having a plurality of discrete phase change data recording points |
US5892826A (en) * | 1996-01-30 | 1999-04-06 | Motorola, Inc. | Data processor with flexible data encryption |
US5687112A (en) | 1996-04-19 | 1997-11-11 | Energy Conversion Devices, Inc. | Multibit single cell memory element having tapered contact |
US5789277A (en) * | 1996-07-22 | 1998-08-04 | Micron Technology, Inc. | Method of making chalogenide memory device |
US6087674A (en) * | 1996-10-28 | 2000-07-11 | Energy Conversion Devices, Inc. | Memory element with memory material comprising phase-change material and dielectric material |
US5825046A (en) | 1996-10-28 | 1998-10-20 | Energy Conversion Devices, Inc. | Composite memory material comprising a mixture of phase-change memory material and dielectric material |
US5933365A (en) * | 1997-06-19 | 1999-08-03 | Energy Conversion Devices, Inc. | Memory element with energy control mechanism |
ATE274744T1 (en) * | 1997-12-04 | 2004-09-15 | Axon Technologies Corp | PROGRAMMABLE AGGREGATE SURFACE METALIZATION STRUCTURE |
US6011757A (en) * | 1998-01-27 | 2000-01-04 | Ovshinsky; Stanford R. | Optical recording media having increased erasability |
US5912839A (en) * | 1998-06-23 | 1999-06-15 | Energy Conversion Devices, Inc. | Universal memory element and method of programming same |
US6141241A (en) | 1998-06-23 | 2000-10-31 | Energy Conversion Devices, Inc. | Universal memory element with systems employing same and apparatus and method for reading, writing and programming same |
US6388324B2 (en) * | 1998-08-31 | 2002-05-14 | Arizona Board Of Regents | Self-repairing interconnections for electrical circuits |
US6469364B1 (en) | 1998-08-31 | 2002-10-22 | Arizona Board Of Regents | Programmable interconnection system for electrical circuits |
US6200870B1 (en) * | 1998-11-09 | 2001-03-13 | United Microelectronics Corp. | Method for forming gate |
US6501111B1 (en) | 2000-06-30 | 2002-12-31 | Intel Corporation | Three-dimensional (3D) programmable device |
US6563164B2 (en) * | 2000-09-29 | 2003-05-13 | Ovonyx, Inc. | Compositionally modified resistive electrode |
US6429064B1 (en) * | 2000-09-29 | 2002-08-06 | Intel Corporation | Reduced contact area of sidewall conductor |
US6339544B1 (en) * | 2000-09-29 | 2002-01-15 | Intel Corporation | Method to enhance performance of thermal resistor device |
US6567293B1 (en) * | 2000-09-29 | 2003-05-20 | Ovonyx, Inc. | Single level metal memory cell using chalcogenide cladding |
US6555860B2 (en) * | 2000-09-29 | 2003-04-29 | Intel Corporation | Compositionally modified resistive electrode |
US6404665B1 (en) * | 2000-09-29 | 2002-06-11 | Intel Corporation | Compositionally modified resistive electrode |
US6696355B2 (en) * | 2000-12-14 | 2004-02-24 | Ovonyx, Inc. | Method to selectively increase the top resistance of the lower programming electrode in a phase-change memory |
US6437383B1 (en) * | 2000-12-21 | 2002-08-20 | Intel Corporation | Dual trench isolation for a phase-change memory cell and method of making same |
US6569705B2 (en) * | 2000-12-21 | 2003-05-27 | Intel Corporation | Metal structure for a phase-change memory device |
US6534781B2 (en) * | 2000-12-26 | 2003-03-18 | Ovonyx, Inc. | Phase-change memory bipolar array utilizing a single shallow trench isolation for creating an individual active area region for two memory array elements and one bipolar base contact |
US6531373B2 (en) * | 2000-12-27 | 2003-03-11 | Ovonyx, Inc. | Method of forming a phase-change memory cell using silicon on insulator low electrode in charcogenide elements |
US6687427B2 (en) * | 2000-12-29 | 2004-02-03 | Intel Corporation | Optic switch |
US6348365B1 (en) * | 2001-03-02 | 2002-02-19 | Micron Technology, Inc. | PCRAM cell manufacturing |
US6480438B1 (en) | 2001-06-12 | 2002-11-12 | Ovonyx, Inc. | Providing equal cell programming conditions across a large and high density array of phase-change memory cells |
US6613604B2 (en) * | 2001-08-02 | 2003-09-02 | Ovonyx, Inc. | Method for making small pore for use in programmable resistance memory element |
US6589714B2 (en) * | 2001-06-26 | 2003-07-08 | Ovonyx, Inc. | Method for making programmable resistance memory element using silylated photoresist |
US6570784B2 (en) * | 2001-06-29 | 2003-05-27 | Ovonyx, Inc. | Programming a phase-change material memory |
US6462984B1 (en) | 2001-06-29 | 2002-10-08 | Intel Corporation | Biasing scheme of floating unselected wordlines and bitlines of a diode-based memory array |
US6487113B1 (en) | 2001-06-29 | 2002-11-26 | Ovonyx, Inc. | Programming a phase-change memory with slow quench time |
US6605527B2 (en) * | 2001-06-30 | 2003-08-12 | Intel Corporation | Reduced area intersection between electrode and programming element |
US6511867B2 (en) * | 2001-06-30 | 2003-01-28 | Ovonyx, Inc. | Utilizing atomic layer deposition for programmable device |
US6511862B2 (en) * | 2001-06-30 | 2003-01-28 | Ovonyx, Inc. | Modified contact for programmable devices |
US6514805B2 (en) * | 2001-06-30 | 2003-02-04 | Intel Corporation | Trench sidewall profile for device isolation |
US6673700B2 (en) * | 2001-06-30 | 2004-01-06 | Ovonyx, Inc. | Reduced area intersection between electrode and programming element |
US6590807B2 (en) * | 2001-08-02 | 2003-07-08 | Intel Corporation | Method for reading a structural phase-change memory |
US6507061B1 (en) * | 2001-08-31 | 2003-01-14 | Intel Corporation | Multiple layer phase-change memory |
WO2003021589A1 (en) * | 2001-09-01 | 2003-03-13 | Energy Conversion Devices, Inc. | Increased data storage in optical data storage and retrieval systems using blue lasers and/or plasmon lenses |
US6586761B2 (en) * | 2001-09-07 | 2003-07-01 | Intel Corporation | Phase change material memory device |
US6545287B2 (en) * | 2001-09-07 | 2003-04-08 | Intel Corporation | Using selective deposition to form phase-change memory cells |
US6690026B2 (en) * | 2001-09-28 | 2004-02-10 | Intel Corporation | Method of fabricating a three-dimensional array of active media |
US6566700B2 (en) * | 2001-10-11 | 2003-05-20 | Ovonyx, Inc. | Carbon-containing interfacial layer for phase-change memory |
US6545907B1 (en) * | 2001-10-30 | 2003-04-08 | Ovonyx, Inc. | Technique and apparatus for performing write operations to a phase change material memory device |
US6576921B2 (en) * | 2001-11-08 | 2003-06-10 | Intel Corporation | Isolating phase change material memory cells |
US6625054B2 (en) * | 2001-12-28 | 2003-09-23 | Intel Corporation | Method and apparatus to program a phase change memory |
US6512241B1 (en) * | 2001-12-31 | 2003-01-28 | Intel Corporation | Phase change material memory device |
US6671710B2 (en) * | 2002-05-10 | 2003-12-30 | Energy Conversion Devices, Inc. | Methods of computing with digital multistate phase change materials |
US6918382B2 (en) * | 2002-08-26 | 2005-07-19 | Energy Conversion Devices, Inc. | Hydrogen powered scooter |
-
2001
- 2001-08-30 US US09/941,544 patent/US20030047765A1/en not_active Abandoned
-
2003
- 2003-02-03 US US10/356,634 patent/US20030146427A1/en not_active Abandoned
- 2003-06-26 US US10/603,670 patent/US6888155B2/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5272667A (en) * | 1989-12-29 | 1993-12-21 | Matsushita Electric Industrial Co., Ltd. | Optical information recording apparatus for recording optical information in a phase change type optical recording medium and method therefor |
US6226308B1 (en) * | 1995-08-25 | 2001-05-01 | Pirelli Cavi E Sistemi Spa | Optical waveguide, waveguide amplifier and laser |
US5761115A (en) * | 1996-05-30 | 1998-06-02 | Axon Technologies Corporation | Programmable metallization cell structure and method of making same |
US6487106B1 (en) * | 1999-01-12 | 2002-11-26 | Arizona Board Of Regents | Programmable microelectronic devices and method of forming and programming same |
US20020168820A1 (en) * | 2000-09-08 | 2002-11-14 | Kozicki Michael N. | Microelectronic programmable device and methods of forming and programming the same |
Cited By (241)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040124407A1 (en) * | 2000-02-11 | 2004-07-01 | Kozicki Michael N. | Scalable programmable structure, an array including the structure, and methods of forming the same |
US20020116955A1 (en) * | 2001-02-19 | 2002-08-29 | Sumitomo Electric Industries, Ltd. | Method of forming soot preform |
US20040144968A1 (en) * | 2001-03-15 | 2004-07-29 | Jiutao Li | Agglomeration elimination for metal sputter deposition of chalcogenides |
US20040144973A1 (en) * | 2001-03-15 | 2004-07-29 | Jiutao Li | Agglomeration elimination for metal sputter deposition of chalcogenides |
US6878569B2 (en) * | 2001-03-15 | 2005-04-12 | Micron Technology, Inc. | Agglomeration elimination for metal sputter deposition of chalcogenides |
US20030047773A1 (en) * | 2001-03-15 | 2003-03-13 | Jiutao Li | Agglomeration elimination for metal sputter deposition of chalcogenides |
US20030047772A1 (en) * | 2001-03-15 | 2003-03-13 | Jiutao Li | Agglomeration elimination for metal sputter deposition of chalcogenides |
US20060099822A1 (en) * | 2001-05-11 | 2006-05-11 | Harshfield Steven T | Method of making a memory cell |
US7102150B2 (en) | 2001-05-11 | 2006-09-05 | Harshfield Steven T | PCRAM memory cell and method of making same |
US7687793B2 (en) | 2001-05-11 | 2010-03-30 | Micron Technology, Inc. | Resistance variable memory cells |
US20070235712A1 (en) * | 2001-05-11 | 2007-10-11 | Harshfield Steven T | Resistance variable memory cells |
US20020168852A1 (en) * | 2001-05-11 | 2002-11-14 | Harshfield Steven T. | PCRAM memory cell and method of making same |
US20030027416A1 (en) * | 2001-08-01 | 2003-02-06 | Moore John T. | Method of forming integrated circuitry, method of forming memory circuitry, and method of forming random access memory circuitry |
US20060270099A1 (en) * | 2001-08-29 | 2006-11-30 | Micron Technology, Inc. | Method of forming non-volatile resistance variable devices and method of forming a programmable memory cell of memory circuitry |
US7863597B2 (en) | 2001-08-29 | 2011-01-04 | Micron Technology, Inc. | Resistance variable memory devices with passivating material |
US20080185574A1 (en) * | 2001-08-29 | 2008-08-07 | Campbell Kristy A | Method of forming non-volatile resistance variable devices |
US20050157573A1 (en) * | 2001-08-29 | 2005-07-21 | Campbell Kristy A. | Method of forming non-volatile resistance variable devices |
US20030045054A1 (en) * | 2001-08-29 | 2003-03-06 | Campbell Kristy A. | Method of forming non-volatile resistance variable devices, method of forming a programmable memory cell of memory circuitry, and a non-volatile resistance variable device |
US6881623B2 (en) | 2001-08-29 | 2005-04-19 | Micron Technology, Inc. | Method of forming chalcogenide comprising devices, method of forming a programmable memory cell of memory circuitry, and a chalcogenide comprising device |
US20030045049A1 (en) * | 2001-08-29 | 2003-03-06 | Campbell Kristy A. | Method of forming chalcogenide comprising devices |
US20050026433A1 (en) * | 2001-08-30 | 2005-02-03 | Jiutao Li | Integrated circuit device and fabrication using metal-doped chalcogenide materials |
US6813176B2 (en) | 2001-08-30 | 2004-11-02 | Micron Technology, Inc. | Method of retaining memory state in a programmable conductor RAM |
US20040229423A1 (en) * | 2001-11-19 | 2004-11-18 | Moore John T. | Electrode structure for use in an integrated circuit |
US20040232551A1 (en) * | 2001-11-19 | 2004-11-25 | Moore John T. | Electrode structure for use in an integrated circuit |
US20040238958A1 (en) * | 2001-11-19 | 2004-12-02 | Moore John T. | Electrode structure for use in an integrated circuit |
US7869249B2 (en) | 2001-11-20 | 2011-01-11 | Micron Technology, Inc. | Complementary bit PCRAM sense amplifier and method of operation |
US20060023532A1 (en) * | 2001-11-20 | 2006-02-02 | Glen Hush | Method of operating a complementary bit resistance memory sensor |
US20050018509A1 (en) * | 2001-11-20 | 2005-01-27 | Glen Hush | Complementary bit resistance memory sensor and method of operation |
US6791859B2 (en) | 2001-11-20 | 2004-09-14 | Micron Technology, Inc. | Complementary bit PCRAM sense amplifier and method of operation |
US20060245234A1 (en) * | 2001-11-20 | 2006-11-02 | Glen Hush | Method of operating a complementary bit resistance memory sensor and method of operation |
EP2112664A1 (en) | 2001-12-20 | 2009-10-28 | Micron Technology, Inc. | Programmable conductor random access memory and a method for writing thereto |
US20040071042A1 (en) * | 2002-01-04 | 2004-04-15 | John Moore | PCRAM rewrite prevention |
US20050146958A1 (en) * | 2002-01-04 | 2005-07-07 | John Moore | Rewrite prevention in a variable resistance memory |
US20040029351A1 (en) * | 2002-01-31 | 2004-02-12 | Gilton Terry L. | Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures |
US6812087B2 (en) * | 2002-01-31 | 2004-11-02 | Micron Technology, Inc. | Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures |
US20040223390A1 (en) * | 2002-02-15 | 2004-11-11 | Campbell Kristy A. | Resistance variable memory element having chalcogenide glass for improved switching characteristics |
US6791885B2 (en) | 2002-02-19 | 2004-09-14 | Micron Technology, Inc. | Programmable conductor random access memory and method for sensing same |
US20030156463A1 (en) * | 2002-02-19 | 2003-08-21 | Casper Stephen L. | Programmable conductor random access memory and method for sensing same |
US20050018493A1 (en) * | 2002-02-19 | 2005-01-27 | Casper Stephen L. | Programmable conductor random access memory and method for sensing same |
US7723713B2 (en) | 2002-02-20 | 2010-05-25 | Micron Technology, Inc. | Layered resistance variable memory device and method of fabrication |
US20040223357A1 (en) * | 2002-02-20 | 2004-11-11 | Gilton Terry L. | Multiple data state memory cell |
US20050157567A1 (en) * | 2002-02-20 | 2005-07-21 | Gilton Terry L. | Multiple data state memory cell |
US8263958B2 (en) | 2002-02-20 | 2012-09-11 | Micron Technology, Inc. | Layered resistance variable memory device and method of fabrication |
US20070128792A1 (en) * | 2002-02-20 | 2007-06-07 | Micron Technology, Inc. | Multiple data state memory cell |
US20070007506A1 (en) * | 2002-02-20 | 2007-01-11 | Micron Technology, Inc. | Layered resistance variable memory device and method of fabrication |
US6891749B2 (en) * | 2002-02-20 | 2005-05-10 | Micron Technology, Inc. | Resistance variable ‘on ’ memory |
US20030156468A1 (en) * | 2002-02-20 | 2003-08-21 | Campbell Kristy A. | Resistance variable 'on' memory |
US20100219391A1 (en) * | 2002-02-20 | 2010-09-02 | Campbell Kristy A | Layered resistance variable memory device and method of fabrication |
US6847535B2 (en) | 2002-02-20 | 2005-01-25 | Micron Technology, Inc. | Removable programmable conductor memory card and associated read/write device and method of operation |
US20040192006A1 (en) * | 2002-02-20 | 2004-09-30 | Campbell Kristy A. | Layered resistance variable memory device and method of fabrication |
US20030169625A1 (en) * | 2002-03-05 | 2003-09-11 | Glen Hush | Programmable conductor random access memory and method for sensing same |
US7030405B2 (en) | 2002-03-14 | 2006-04-18 | Micron Technology, Inc. | Method and apparatus for resistance variable material cells |
US20030173558A1 (en) * | 2002-03-14 | 2003-09-18 | Campbell Kristy A. | Methods and apparatus for resistance variable material cells |
US20030194865A1 (en) * | 2002-04-10 | 2003-10-16 | Gilton Terry L. | Method of manufacture of programmable conductor memory |
US20030193053A1 (en) * | 2002-04-10 | 2003-10-16 | Gilton Terry L. | Thin film diode integrated with chalcogenide memory cell |
US20040171208A1 (en) * | 2002-04-10 | 2004-09-02 | Gilton Terry L. | Method of manufacture of programmable conductor memory |
US20040038432A1 (en) * | 2002-04-10 | 2004-02-26 | Micron Technology, Inc. | Programmable conductor memory cell structure and method therefor |
US20030193059A1 (en) * | 2002-04-10 | 2003-10-16 | Gilton Terry L. | Programmable conductor memory cell structure and method therefor |
US20060243973A1 (en) * | 2002-04-10 | 2006-11-02 | Micron Technology, Inc. | Thin film diode integrated with chalcogenide memory cell |
US7132675B2 (en) | 2002-04-10 | 2006-11-07 | Micron Technology, Inc. | Programmable conductor memory cell structure and method therefor |
US20050101084A1 (en) * | 2002-04-10 | 2005-05-12 | Gilton Terry L. | Thin film diode integrated with chalcogenide memory cell |
US6838307B2 (en) | 2002-04-10 | 2005-01-04 | Micron Technology, Inc. | Programmable conductor memory cell structure and method therefor |
US6731528B2 (en) | 2002-05-03 | 2004-05-04 | Micron Technology, Inc. | Dual write cycle programmable conductor memory system and method of operation |
US20030206433A1 (en) * | 2002-05-03 | 2003-11-06 | Glen Hush | Dual write cycle programmable conductor memory system and method of operation |
US20030223292A1 (en) * | 2002-05-16 | 2003-12-04 | Hasan Nejad | Stacked 1T-nmemory cell structure |
US6882566B2 (en) | 2002-05-16 | 2005-04-19 | Micron Technology, Inc. | Stacked 1T-nMTJ MRAM structure |
US20050162898A1 (en) * | 2002-05-16 | 2005-07-28 | Hasan Nejad | Stacked IT-nMTJ MRAM structure |
US7042749B2 (en) | 2002-05-16 | 2006-05-09 | Micron Technology, Inc. | Stacked 1T-nmemory cell structure |
US6940748B2 (en) | 2002-05-16 | 2005-09-06 | Micron Technology, Inc. | Stacked 1T-nMTJ MRAM structure |
US20040264242A1 (en) * | 2002-05-16 | 2004-12-30 | Hasan Nejad | Stacked 1T-nMTJ MRAM structure |
US7978491B2 (en) | 2002-05-16 | 2011-07-12 | Micron Technology, Inc. | Stacked memory cell structure and method of forming such a structure |
US7330367B2 (en) | 2002-05-16 | 2008-02-12 | Micron Technology, Inc. | Stacked 1T-nMTJ MRAM structure |
US20080180982A1 (en) * | 2002-05-16 | 2008-07-31 | Hasan Nejad | Stacked 1T-nmemory cell structure |
US20040043553A1 (en) * | 2002-06-06 | 2004-03-04 | Jiutao Li | Elimination of dendrite formation during metal/chalcogenide glass deposition |
US20090098717A1 (en) * | 2002-06-06 | 2009-04-16 | Jiutao Li | Co-sputter deposition of metal-doped chalcogenides |
US7964436B2 (en) | 2002-06-06 | 2011-06-21 | Round Rock Research, Llc | Co-sputter deposition of metal-doped chalcogenides |
US6825135B2 (en) | 2002-06-06 | 2004-11-30 | Micron Technology, Inc. | Elimination of dendrite formation during metal/chalcogenide glass deposition |
US20030228717A1 (en) * | 2002-06-06 | 2003-12-11 | Jiutao Li | Co-sputter deposition of metal-doped chalcogenides |
US20040235235A1 (en) * | 2002-06-06 | 2004-11-25 | Jiutao Li | Co-sputter deposition of metal-doped chalcogenides |
US20050162883A1 (en) * | 2002-08-08 | 2005-07-28 | Hasan Nejad | Columnar 1T-nMemory cell structure and its method of formation and operation |
US20060171224A1 (en) * | 2002-08-08 | 2006-08-03 | Hasan Nejad | 1T-nmemory cell structure and its method of formation and operation |
US20060234425A1 (en) * | 2002-08-22 | 2006-10-19 | Micron Technology, Inc. | Method of manufacture of a PCRAM memory cell |
US20040238918A1 (en) * | 2002-08-22 | 2004-12-02 | Moore John T. | Method of manufacture of a PCRAM memory cell |
US20040038480A1 (en) * | 2002-08-22 | 2004-02-26 | Moore John T. | Method of manufacture of a PCRAM memory cell |
US7692177B2 (en) | 2002-08-29 | 2010-04-06 | Micron Technology, Inc. | Resistance variable memory element and its method of formation |
US20080210921A1 (en) * | 2002-08-29 | 2008-09-04 | Jiutao Li | Silver selenide film stoichiometry and morphology control in sputter deposition |
US20060104142A1 (en) * | 2002-08-29 | 2006-05-18 | Gilton Terry L | Software refreshed memory device and method |
US20070258308A1 (en) * | 2002-08-29 | 2007-11-08 | Gilton Terry L | Software refreshed memory device and method |
US20040053461A1 (en) * | 2002-08-29 | 2004-03-18 | Moore John T. | Graded GexSe100-x concentration in PCRAM |
US7944768B2 (en) | 2002-08-29 | 2011-05-17 | Micron Technology, Inc. | Software refreshed memory device and method |
US6856002B2 (en) * | 2002-08-29 | 2005-02-15 | Micron Technology, Inc. | Graded GexSe100-x concentration in PCRAM |
US9552986B2 (en) | 2002-08-29 | 2017-01-24 | Micron Technology, Inc. | Forming a memory device using sputtering to deposit silver-selenide film |
US20090257299A1 (en) * | 2002-08-29 | 2009-10-15 | Gilton Terry L | Software refreshed memory device and method |
US20050098428A1 (en) * | 2002-08-29 | 2005-05-12 | Jiutao Li | Silver selenide film stoichiometry and morphology control in sputter deposition |
US20040040835A1 (en) * | 2002-08-29 | 2004-03-04 | Jiutao Li | Silver selenide film stoichiometry and morphology control in sputter deposition |
US20050054207A1 (en) * | 2002-08-29 | 2005-03-10 | Micron Technology, Inc. | Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes |
US20060252176A1 (en) * | 2002-08-29 | 2006-11-09 | Micron Technology, Inc. | Memory element and its method of formation |
US20040157417A1 (en) * | 2002-08-29 | 2004-08-12 | Moore John T. | Methods to form a memory cell with metal-rich metal chalcogenide |
US7768861B2 (en) | 2002-08-29 | 2010-08-03 | Micron Technology, Inc. | Software refreshed memory device and method |
US7126179B2 (en) | 2003-03-14 | 2006-10-24 | Micron Technology, Inc. | Memory cell intermediate structure |
US20070035041A1 (en) * | 2003-03-14 | 2007-02-15 | Li Li | Methods of forming and using memory cell structures |
US20040180533A1 (en) * | 2003-03-14 | 2004-09-16 | Li Li | Method for filling via with metal |
US7410863B2 (en) | 2003-03-14 | 2008-08-12 | Micron Technology, Inc. | Methods of forming and using memory cell structures |
WO2004105039A2 (en) * | 2003-05-15 | 2004-12-02 | Micron Technology, Inc. | STACKED 1T-nMEMORY CELL STRUCTURE |
WO2004105039A3 (en) * | 2003-05-15 | 2005-01-20 | Micron Technology Inc | STACKED 1T-nMEMORY CELL STRUCTURE |
KR100850579B1 (en) * | 2003-05-15 | 2008-08-06 | 마이크론 테크놀로지, 인크 | STACKED 1T-n MEMORY CELL STRUCTURE |
US20050017233A1 (en) * | 2003-07-21 | 2005-01-27 | Campbell Kristy A. | Performance PCRAM cell |
US20050219901A1 (en) * | 2003-09-17 | 2005-10-06 | Gilton Terry L | Non-volatile memory structure |
US20050056910A1 (en) * | 2003-09-17 | 2005-03-17 | Gilton Terry L. | Non-volatile memory structure |
US20050059187A1 (en) * | 2003-09-17 | 2005-03-17 | Gilton Terry L. | Non-volatile memory structure |
US20050212037A1 (en) * | 2004-03-09 | 2005-09-29 | Cay-Uwe Pinnow | Semiconductor memory cell, method for fabricating it and semiconductor memory device |
DE102004011430A1 (en) * | 2004-03-09 | 2005-09-29 | Infineon Technologies Ag | Semiconductor memory cell, method for its production and semiconductor memory device |
US7358520B2 (en) | 2004-03-09 | 2008-04-15 | Infineon Technologies Ag | Semiconductor memory cell, method for fabricating it and semiconductor memory device |
DE102004011430B4 (en) * | 2004-03-09 | 2008-06-19 | Qimonda Ag | Semiconductor memory device |
US9142263B2 (en) | 2004-03-10 | 2015-09-22 | Round Rock Research, Llc | Power management control and controlling memory refresh operations |
US8619485B2 (en) | 2004-03-10 | 2013-12-31 | Round Rock Research, Llc | Power management control and controlling memory refresh operations |
US20050202588A1 (en) * | 2004-03-10 | 2005-09-15 | Brooks Joseph F. | Method of forming a chalcogenide material containing device |
US20090147608A1 (en) * | 2004-03-10 | 2009-06-11 | Klein Dean A | Power management control and controlling memory refresh operations |
US20060246696A1 (en) * | 2004-03-10 | 2006-11-02 | Micron Technology, Inc. | Method of forming a chalcogenide material containing device |
US20050201174A1 (en) * | 2004-03-10 | 2005-09-15 | Klein Dean A. | Power management control and controlling memory refresh operations |
US7749853B2 (en) | 2004-07-19 | 2010-07-06 | Microntechnology, Inc. | Method of forming a variable resistance memory device comprising tin selenide |
US20060011910A1 (en) * | 2004-07-19 | 2006-01-19 | Micron Technology, Inc. | PCRAM device with switching glass layer |
US20060289851A1 (en) * | 2004-07-19 | 2006-12-28 | Campbell Kristy A | Resistance variable memory device and method of fabrication |
US20060012008A1 (en) * | 2004-07-19 | 2006-01-19 | Campbell Kristy A | Resistance variable memory device and method of fabrication |
US20070138598A1 (en) * | 2004-07-19 | 2007-06-21 | Campbell Kristy A | Resistance variable memory device and method of fabrication |
US7759665B2 (en) | 2004-07-19 | 2010-07-20 | Micron Technology, Inc. | PCRAM device with switching glass layer |
US20070152204A1 (en) * | 2004-07-19 | 2007-07-05 | Campbell Kristy A | PCRAM device with switching glass layer |
US20060231824A1 (en) * | 2004-08-12 | 2006-10-19 | Campbell Kristy A | Resistance variable memory with temperature tolerant materials |
US20100133499A1 (en) * | 2004-08-12 | 2010-06-03 | Campbell Kristy A | Resistance variable memory with temperature tolerant materials |
US8895401B2 (en) | 2004-08-12 | 2014-11-25 | Micron Technology, Inc. | Method of forming a memory device incorporating a resistance variable chalcogenide element |
US20060035403A1 (en) * | 2004-08-12 | 2006-02-16 | Campbell Kristy A | PCRAM device with switching glass layer |
US8487288B2 (en) | 2004-08-12 | 2013-07-16 | Micron Technology, Inc. | Memory device incorporating a resistance variable chalcogenide element |
US8334186B2 (en) | 2004-08-12 | 2012-12-18 | Micron Technology, Inc. | Method of forming a memory device incorporating a resistance variable chalcogenide element |
US20060033094A1 (en) * | 2004-08-12 | 2006-02-16 | Campbell Kristy A | Resistance variable memory with temperature tolerant materials |
US7924603B2 (en) | 2004-08-12 | 2011-04-12 | Micron Technology, Inc. | Resistance variable memory with temperature tolerant materials |
US7994491B2 (en) | 2004-08-12 | 2011-08-09 | Micron Technology, Inc. | PCRAM device with switching glass layer |
US20070145463A1 (en) * | 2004-08-12 | 2007-06-28 | Campbell Kristy A | PCRAM device with switching glass layer |
US7682992B2 (en) | 2004-08-12 | 2010-03-23 | Micron Technology, Inc. | Resistance variable memory with temperature tolerant materials |
US7785976B2 (en) | 2004-08-12 | 2010-08-31 | Micron Technology, Inc. | Method of forming a memory device incorporating a resistance-variable chalcogenide element |
US20060285381A1 (en) * | 2004-09-01 | 2006-12-21 | Ethan Williford | Sensing of resistance variable memory devices |
US20060044906A1 (en) * | 2004-09-01 | 2006-03-02 | Ethan Williford | Sensing of resistance variable memory devices |
US20060131555A1 (en) * | 2004-12-22 | 2006-06-22 | Micron Technology, Inc. | Resistance variable devices with controllable channels |
US20080093589A1 (en) * | 2004-12-22 | 2008-04-24 | Micron Technology, Inc. | Resistance variable devices with controllable channels |
US7910397B2 (en) | 2004-12-22 | 2011-03-22 | Micron Technology, Inc. | Small electrode for resistance variable devices |
US20070166983A1 (en) * | 2004-12-22 | 2007-07-19 | Micron Technology, Inc. | Small electrode for resistance variable devices |
US20060131556A1 (en) * | 2004-12-22 | 2006-06-22 | Micron Technology, Inc. | Small electrode for resistance variable devices |
US8101936B2 (en) | 2005-02-23 | 2012-01-24 | Micron Technology, Inc. | SnSe-based limited reprogrammable cell |
US7709289B2 (en) | 2005-04-22 | 2010-05-04 | Micron Technology, Inc. | Memory elements having patterned electrodes and method of forming the same |
US7700422B2 (en) | 2005-04-22 | 2010-04-20 | Micron Technology, Inc. | Methods of forming memory arrays for increased bit density |
US7663133B2 (en) | 2005-04-22 | 2010-02-16 | Micron Technology, Inc. | Memory elements having patterned electrodes and method of forming the same |
US20060237707A1 (en) * | 2005-04-22 | 2006-10-26 | Micron Technology, Inc. | Memory array for increased bit density and method of forming the same |
US7968927B2 (en) | 2005-04-22 | 2011-06-28 | Micron Technology, Inc. | Memory array for increased bit density and method of forming the same |
US20100171091A1 (en) * | 2005-04-22 | 2010-07-08 | Jon Daley | Memory array for increased bit density and method of forming the same |
US20060256640A1 (en) * | 2005-05-16 | 2006-11-16 | Micron Technology, Inc. | Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory |
US20070104010A1 (en) * | 2005-05-16 | 2007-05-10 | Micron Technology, Inc. | Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory |
WO2007008452A1 (en) * | 2005-07-08 | 2007-01-18 | Micron Technology, Inc. | Process for erasing chalcogenide variable resistance memory bits |
US20080310208A1 (en) * | 2005-07-08 | 2008-12-18 | Jon Daley | Process for erasing chalcogenide variable resistance memory bits |
US20070008768A1 (en) * | 2005-07-08 | 2007-01-11 | Micron Technology, Inc. | Process for erasing chalcogenide variable resistance memory bits |
US7643333B2 (en) * | 2005-07-08 | 2010-01-05 | Micron Technology, Inc. | Process for erasing chalcogenide variable resistance memory bits |
US20070008773A1 (en) * | 2005-07-11 | 2007-01-11 | Matrix Semiconductor, Inc. | Nonvolatile memory cell comprising switchable resistor and transistor |
US20070008786A1 (en) * | 2005-07-11 | 2007-01-11 | Scheuerlein Roy E | Apparatus and method for reading an array of nonvolatile memory cells including switchable resistor memory elements |
US7362604B2 (en) | 2005-07-11 | 2008-04-22 | Sandisk 3D Llc | Apparatus and method for programming an array of nonvolatile memory cells including switchable resistor memory elements |
US7426128B2 (en) * | 2005-07-11 | 2008-09-16 | Sandisk 3D Llc | Switchable resistive memory with opposite polarity write pulses |
US20070008785A1 (en) * | 2005-07-11 | 2007-01-11 | Scheuerlein Roy E | Apparatus and method for programming an array of nonvolatile memory cells including switchable resistor memory elements |
US7345907B2 (en) | 2005-07-11 | 2008-03-18 | Sandisk 3D Llc | Apparatus and method for reading an array of nonvolatile memory cells including switchable resistor memory elements |
US20070104746A1 (en) * | 2005-07-29 | 2007-05-10 | Seishiro Fujii | Methods and compositions for reducing skin damage |
US7940556B2 (en) | 2005-08-01 | 2011-05-10 | Micron Technology, Inc. | Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication |
US20070023744A1 (en) * | 2005-08-01 | 2007-02-01 | Micron Technology, Inc. | Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication |
US7701760B2 (en) | 2005-08-01 | 2010-04-20 | Micron Technology, Inc. | Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication |
US20090078925A1 (en) * | 2005-08-01 | 2009-03-26 | Campbell Kristy A | Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication |
US20100171088A1 (en) * | 2005-08-01 | 2010-07-08 | Campbell Kristy A | Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication |
US20070030554A1 (en) * | 2005-08-02 | 2007-02-08 | Micron Technology, Inc. | Method and apparatus for providing color changing thin film material |
US20070029537A1 (en) * | 2005-08-02 | 2007-02-08 | Micron Technology, Inc. | Phase change memory cell and method of formation |
US7663137B2 (en) | 2005-08-02 | 2010-02-16 | Micron Technology, Inc. | Phase change memory cell and method of formation |
US20080142773A1 (en) * | 2005-08-02 | 2008-06-19 | Micron Technology, Inc. | Phase change memory cell and method of formation |
US8652903B2 (en) | 2005-08-09 | 2014-02-18 | Micron Technology, Inc. | Access transistor for memory device |
US20070037316A1 (en) * | 2005-08-09 | 2007-02-15 | Micron Technology, Inc. | Memory cell contact using spacers |
US7709885B2 (en) | 2005-08-09 | 2010-05-04 | Micron Technology, Inc. | Access transistor for memory device |
US20070034921A1 (en) * | 2005-08-09 | 2007-02-15 | Micron Technology, Inc. | Access transistor for memory device |
US20100178741A1 (en) * | 2005-08-09 | 2010-07-15 | Jon Daley | Access transistor for memory device |
US20070090354A1 (en) * | 2005-08-11 | 2007-04-26 | Micron Technology, Inc. | Chalcogenide-based electrokinetic memory element and method of forming the same |
US8611136B2 (en) | 2005-08-15 | 2013-12-17 | Micron Technology, Inc. | Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance |
US7978500B2 (en) | 2005-08-15 | 2011-07-12 | Micron Technology, Inc. | Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance |
US7668000B2 (en) | 2005-08-15 | 2010-02-23 | Micron Technology, Inc. | Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance |
US20070247895A1 (en) * | 2005-08-15 | 2007-10-25 | Glen Hush | Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance |
US8189366B2 (en) | 2005-08-15 | 2012-05-29 | Micron Technology, Inc. | Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance |
US20070035990A1 (en) * | 2005-08-15 | 2007-02-15 | Micron Technology, Inc. | Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance |
US20070047297A1 (en) * | 2005-08-31 | 2007-03-01 | Campbell Kristy A | Resistance variable memory element with threshold device and method of forming the same |
US20070064474A1 (en) * | 2005-08-31 | 2007-03-22 | Micron Technology, Inc. | Resistance variable memory element with threshold device and method of forming the same |
US7447056B2 (en) | 2005-09-28 | 2008-11-04 | Sandisk 3D Llc | Method for using a multi-use memory cell and memory array |
US20070069276A1 (en) * | 2005-09-28 | 2007-03-29 | Scheuerlein Roy E | Multi-use memory cell and memory array |
US20070070690A1 (en) * | 2005-09-28 | 2007-03-29 | Scheuerlein Roy E | Method for using a multi-use memory cell and memory array |
US20070097737A1 (en) * | 2005-11-02 | 2007-05-03 | Isamu Asano | Electrically rewritable non-volatile memory element and method of manufacturing the same |
US7541607B2 (en) * | 2005-11-02 | 2009-06-02 | Elpida Memory, Inc. | Electrically rewritable non-volatile memory element and method of manufacturing the same |
US20070133255A1 (en) * | 2005-12-12 | 2007-06-14 | Micron Technology, Inc. | Method and apparatus processing variable resistance memory cell write operation |
US7539048B2 (en) | 2005-12-12 | 2009-05-26 | Micron Technology, Inc. | Method and apparatus processing variable resistance memory cell write operation |
US7295462B2 (en) | 2005-12-12 | 2007-11-13 | Micron Technology, Inc. | Method and apparatus processing variable resistance memory cell write operation |
US9595672B2 (en) | 2006-04-04 | 2017-03-14 | Micron Technology, Inc. | Memory elements using self-aligned phase change material layers and methods of manufacturing same |
US20130248810A1 (en) * | 2006-04-04 | 2013-09-26 | Micron Technology, Inc. | Memory elements using self-aligned phase change material layers and methods of manufacturing same |
US9178141B2 (en) | 2006-04-04 | 2015-11-03 | Micron Technology, Inc. | Memory elements using self-aligned phase change material layers and methods of manufacturing same |
US8674334B2 (en) * | 2006-04-04 | 2014-03-18 | Micron Technology, Inc. | Memory elements using self-aligned phase change material layers and methods of manufacturing same |
US20070279975A1 (en) * | 2006-06-06 | 2007-12-06 | Hudgens Stephen J | Refreshing a phase change memory |
US20080025088A1 (en) * | 2006-07-31 | 2008-01-31 | Scheuerlein Roy E | Apparatus for reading a multi-level passive element memory cell array |
US7542337B2 (en) | 2006-07-31 | 2009-06-02 | Sandisk 3D Llc | Apparatus for reading a multi-level passive element memory cell array |
US20080025118A1 (en) * | 2006-07-31 | 2008-01-31 | Scheuerlein Roy E | Method for using a mixed-use memory array |
US20110019495A1 (en) * | 2006-07-31 | 2011-01-27 | Scheuerlein Roy E | Decoder circuitry providing forward and reverse modes of memory array operation and method for biasing same |
US8279704B2 (en) | 2006-07-31 | 2012-10-02 | Sandisk 3D Llc | Decoder circuitry providing forward and reverse modes of memory array operation and method for biasing same |
US20080023790A1 (en) * | 2006-07-31 | 2008-01-31 | Scheuerlein Roy E | Mixed-use memory array |
US20080025089A1 (en) * | 2006-07-31 | 2008-01-31 | Scheuerlein Roy E | Method for reading a multi-level passive element memory cell array |
US20080025062A1 (en) * | 2006-07-31 | 2008-01-31 | Scheuerlein Roy E | Method for using a mixed-use memory array with different data states |
US7542338B2 (en) | 2006-07-31 | 2009-06-02 | Sandisk 3D Llc | Method for reading a multi-level passive element memory cell array |
US7450414B2 (en) | 2006-07-31 | 2008-11-11 | Sandisk 3D Llc | Method for using a mixed-use memory array |
US7486537B2 (en) | 2006-07-31 | 2009-02-03 | Sandisk 3D Llc | Method for using a mixed-use memory array with different data states |
US8030636B2 (en) | 2006-08-29 | 2011-10-04 | Micron Technology, Inc. | Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication |
US7791058B2 (en) | 2006-08-29 | 2010-09-07 | Micron Technology, Inc. | Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication |
US20090261316A1 (en) * | 2006-08-29 | 2009-10-22 | Jun Liu | Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication |
US20080075843A1 (en) * | 2006-09-27 | 2008-03-27 | Samsung Electronics Co., Ltd. | Method of Forming a Phase-Change Memory Unit and Method of Manufacturing a Phase-Change Memory Device Using the Same |
US7924608B2 (en) | 2006-10-19 | 2011-04-12 | Boise State University | Forced ion migration for chalcogenide phase change memory device |
US8295081B2 (en) | 2006-10-19 | 2012-10-23 | Boise State University | Forced ion migration for chalcogenide phase change memory device |
US8611146B2 (en) | 2006-10-19 | 2013-12-17 | Boise State University | Forced ion migration for chalcogenide phase change memory device |
US20080121859A1 (en) * | 2006-10-19 | 2008-05-29 | Boise State University | Forced ion migration for chalcogenide phase change memory device |
US8467236B2 (en) | 2008-08-01 | 2013-06-18 | Boise State University | Continuously variable resistor |
US20100027324A1 (en) * | 2008-08-01 | 2010-02-04 | Boise State University | Variable integrated analog resistor |
US8238146B2 (en) | 2008-08-01 | 2012-08-07 | Boise State University | Variable integrated analog resistor |
WO2010123517A1 (en) | 2009-04-20 | 2010-10-28 | Sandisk 3D Llc | Memory system with data line switching scheme |
US20110079709A1 (en) * | 2009-10-07 | 2011-04-07 | Campbell Kristy A | Wide band sensor |
US8233309B2 (en) | 2009-10-26 | 2012-07-31 | Sandisk 3D Llc | Non-volatile memory array architecture incorporating 1T-1R near 4F2 memory cell |
US20110096588A1 (en) * | 2009-10-26 | 2011-04-28 | Fasoli Luca G | Non-volatile memory array architecture incorporating 1t-1r near 4f2 memory cell |
WO2011075452A1 (en) | 2009-12-15 | 2011-06-23 | Sandisk 3D Llc | 3d memory device with page register not like sense amplifier circuits and sense amplifier interface underneath memory array |
WO2011075453A1 (en) | 2009-12-15 | 2011-06-23 | Sandisk 3D Llc | Program cycle skip |
US8284590B2 (en) | 2010-05-06 | 2012-10-09 | Boise State University | Integratable programmable capacitive device |
US9401472B1 (en) * | 2010-09-23 | 2016-07-26 | Adesto Technologies Corporation | Programmable impedance elements and devices that include such elements |
WO2012118618A1 (en) | 2011-03-03 | 2012-09-07 | Sandisk 3D Llc | Three dimensional memory system with column pipeline |
US8374051B2 (en) | 2011-03-03 | 2013-02-12 | Sandisk 3D Llc | Three dimensional memory system with column pipeline |
US9053766B2 (en) | 2011-03-03 | 2015-06-09 | Sandisk 3D, Llc | Three dimensional memory system with intelligent select circuit |
US8553476B2 (en) | 2011-03-03 | 2013-10-08 | Sandisk 3D Llc | Three dimensional memory system with page of data across word lines |
WO2012148852A1 (en) | 2011-04-27 | 2012-11-01 | Sandisk 3D Llc | Non-volatile storage system with dual block programming |
WO2014149585A1 (en) | 2013-03-15 | 2014-09-25 | Sandisk 3D Llc | Program cycle skip evaluation before write operations in non-volatile memory |
WO2014149586A1 (en) | 2013-03-15 | 2014-09-25 | Sandisk 3D Llc | Dynamic address grouping for parallel programming in non-volatile memory |
WO2015057967A1 (en) | 2013-10-16 | 2015-04-23 | Sandisk 3D Llc | Regrouping and skipping cycles in non-volatile memory |
US10032489B1 (en) | 2017-03-15 | 2018-07-24 | Sandisk Technologies Llc | Sensing amplifier to detect the memory cell current transition |
Also Published As
Publication number | Publication date |
---|---|
US6888155B2 (en) | 2005-05-03 |
US20030146427A1 (en) | 2003-08-07 |
US20040007718A1 (en) | 2004-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6888155B2 (en) | Stoichiometry for chalcogenide glasses useful for memory devices and method of formation | |
US7087454B2 (en) | Fabrication of single polarity programmable resistance structure | |
US7087919B2 (en) | Layered resistance variable memory device and method of fabrication | |
US8263958B2 (en) | Layered resistance variable memory device and method of fabrication | |
US7518212B2 (en) | Graded GexSe100-x concentration in PCRAM | |
CN101180746B (en) | SnSe storage device and method for manufacturing the storage device | |
KR100561254B1 (en) | Manufacturing methods for resistance variable material cells | |
US7374174B2 (en) | Small electrode for resistance variable devices | |
US8610098B2 (en) | Phase change memory bridge cell with diode isolation device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CAMPBELL, KRISTY A.;REEL/FRAME:012129/0890 Effective date: 20010827 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |