US20030001189A1 - Ferroelectric capacitor and semiconductor device - Google Patents

Ferroelectric capacitor and semiconductor device Download PDF

Info

Publication number
US20030001189A1
US20030001189A1 US10/229,075 US22907502A US2003001189A1 US 20030001189 A1 US20030001189 A1 US 20030001189A1 US 22907502 A US22907502 A US 22907502A US 2003001189 A1 US2003001189 A1 US 2003001189A1
Authority
US
United States
Prior art keywords
ferroelectric
thin film
bottom electrode
layer
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/229,075
Inventor
Tetsuo Fujiwara
Toshihide Nabatame
Takaaki Suzuki
Kazutoshi Higashiyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Tetsuo Fujiwara
Toshihide Nabatame
Takaaki Suzuki
Kazutoshi Higashiyama
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tetsuo Fujiwara, Toshihide Nabatame, Takaaki Suzuki, Kazutoshi Higashiyama filed Critical Tetsuo Fujiwara
Priority to US10/229,075 priority Critical patent/US20030001189A1/en
Publication of US20030001189A1 publication Critical patent/US20030001189A1/en
Assigned to RENESAS TECHNOLOGY CORPORATION reassignment RENESAS TECHNOLOGY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HITACHI, LTD.
Priority to US10/681,173 priority patent/US6917065B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/55Capacitors with a dielectric comprising a perovskite structure material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/60Electrodes
    • H01L28/65Electrodes comprising a noble metal or a noble metal oxide, e.g. platinum (Pt), ruthenium (Ru), ruthenium dioxide (RuO2), iridium (Ir), iridium dioxide (IrO2)
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B53/00Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B53/00Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
    • H10B53/30Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the memory core region

Definitions

  • the present invention relates to a ferroelectric capacitor. More particularly, the present invention relates to a ferroelectric capacitor which is suitable for use in a semiconductor device typified by a non-volatile ferroelectric memory (FeRAM), a system LSI with a nonvolatile memory, and DRAM which employs ferroelectrics as the capacitor.
  • FeRAM non-volatile ferroelectric memory
  • DRAM dynamic random access memory
  • a ferroelectric memory has been said to be an ideal memory because of its outstanding characteristic property of a high access speed comparable to that of a DRAM, and yet it is non-volatile and capable of operating with a lower power consumption. It has a capacitor of ferroelectric material such as Pb(Zr x Ti 1 ⁇ x )O 3 (PZT) and SrBi 2 Ta 2 O 3 (SBT) which are oxides with a perovskite-type crystal structure, so that it records information by means of the direction of its remanent polarization.
  • PZT Pb(Zr x Ti 1 ⁇ x )O 3
  • SBT SrBi 2 Ta 2 O 3
  • the ferroelectric oxide needs in its production a process of heat treatment for crystallization in an oxygen atmosphere which is carried out after its thin film has been formed. Consequently, the electrodes through which electrical signals are transmitted to the ferroelectric thin film as a capacitor are made of a noble metal, such as Pt and Ir, which is chemically stable and resistant to oxidation and deterioration at high temperature during heat treatment.
  • a noble metal such as Pt and Ir
  • Japanese Patent Laid-open No. Hei 9-102590 discloses a ferroelectric capacitor composed of PZT (for the ferroelectric thin film) and Pt (for the electrode).
  • the above-mentioned prior art technology has both an advantage and a disadvantage. It protects the electrode material from oxidation during the heat treatment in an oxygen atmosphere to form an oxide of the ferroelectric material. On the other hand, it permits the constituting elements to diff-use from the ferroelectric oxide to the electrode material in the step of heat treatment.
  • the ferroelectric thin film lacks oxygen in the stage immediately after film forming and hence is in an unstable crystalline state. Therefore, it needs heat treatment for crystallization so as to supply oxygen which stabilizes the crystalline state. This heat treatment for crystallization should be carried out at about 500-800° C. in order to provide a ferroelectric capacitor having satisfactory polarizing characteristics.
  • ferroelectric oxide diffiuse from the ferroelectric thin film to the bottom electrode, forming a deteriorated layer (or a small region with varied compositions) near the interface between the ferroelectric thin film and the bottom electrode.
  • a ferroelectric capacitor-composed of PZT (for the ferroelectric thin film) and Pt (for the electrode) poses a problem in that Pb in the PZT diffuses into Pt in the bottom electrode during heat treatment for crystallization, resulting in a Pb-poor degraded layer near the interface between the PZT film and the electrode.
  • This degraded layer deteriorates the initial polarizing characteristics of the ferroelectric capacitor and it also greatly deteriorates the polarizing characteristics after the ferroelectric capacitor polarizes and inverses repetitiously in the course of memory switching.
  • the present invention was completed in view of the foregoing problems. It is an object of the present invention to prevent the formation of the degraded layer in the ferroelectric thin film of a ferroelectric memory.
  • the first aspect of the present invention resides in a ferroelectric capacitor of the type having a top electrode, a ferroelectric thin film, and a bottom electrode, characterized in that said ferroelectric thin film is a perovskite-type oxide containing a metal element and said top electrode contains an intermetallic compound composed of said metal element and a noble metal.
  • the second aspect of the present invention resides in a ferroelectric capacitor of the type having a top electrode, a ferroelectric thin film, and a bottom electrode, characterized in that said ferroelectric thin film is a perovskite-type oxide containing a metal element and said top electrode and bottom electrode contain an intermetallic compound composed of said metal element and a noble metal.
  • the third aspect of the present invention resides in a ferroelectric capacitor of the type having a top electrode, a ferroelectric thin film, and a bottom electrode, characterized in that said ferroelectric thin film is a perovskite-type oxide containing a metal element, and at least either of said top electrode or said bottom electrode has a multilayer structure formed by sequentially laminating a layer containing an intermetallic compound composed of said metal element and a noble metal and a layer of said noble metal, the former being adjacent to the interface of the ferroelectric thin film.
  • the fourth aspect of the present invention resides in a ferroelectric capacitor of the type having a substrate, a buffer layer, a bottom electrode, and a ferroelectric thin film, which are sequentially laminated, characterized in that said buffer layer is made of a transition metal or a nitride thereof, said ferroelectric thin film is made of a perovskite-type oxide containing a metal element, and said bottom electrode contains an intermetallic compound composed of said metal element and a noble metal.
  • the fifth aspect of the present invention resides in a ferroelectric capacitor as defined above, in which said noble metal is Pt, said intermetallic compound is one which is composed of Pb and Pt, with the Pb content being 40 atom % or less, and said transition metal is Ti.
  • FIG. 15 is an equilibrium diagram of the Pt—Pb binary system (taken from the Metal Data Book compiled by the Japan Institute of Metals, 3rd edition, p.580, published by Maruzen, 1993). This diagram shows that Pt does not dissolve in Pb in their equilibrium state. Therefore, as Pb is added to Pt. there occurs a two-phase structure composed of Pb-free Pt and an intermetallic compound Pt 3 Pb having the L 1 2 type crystal structure. When the amount of Pb reaches 25 atom %, there occurs a single-phase structure of Pt 3 Pb. This is the intermetallic compound composed of Pt and Pb (with the Pb content being 40 atom % or less) mentioned in the present invention.
  • phase structure shown in the diagram of the equilibrium state does not necessarily occur in the case of a thin film material as in the present invention. Therefore, it is desirable that the intermetallic compound composed of Pt and Pb (with the Pb content 40 atom % or less) should also include a structure which is not shown in the diagram of the equilibrium state.
  • said intermetallic compound will be as effective as the Pt 3 Pb intermetallic compound so long as it has the phase of a crystal structure of a face centered cubic lattice even though it has another crystal structure than that of the L 1 2 type.
  • the Pt—Pb intermetallic compound denotes an intermetallic compound composed of Pt and Pb, with the Pb content being 40 atom % or less.
  • the bottom electrode layer has the crystal structure of a face centered cubic lattice, with its major orientation being (111) or (100) or (110).
  • both the ferroelectric thin film and the bottom electrode have a major orientation of (111) or (100) or (110).
  • the terms “strongly oriented”, “high orientation”, and “major orientation” have the same meaning in this specification.
  • the ferroelectric capacitor according to the present invention is characterized in that the bottom electrode is of multilayer structure, with the first layer being made of a metal having a face centered cubic lattice and the second layer being made of an alloy containing said metal and having a basic crystal structure of a face centered cubic lattice, the first and second layers having lattice constants whose difference is 3.5% or less.
  • the ferroelectric capacitor should preferably be characterized in that at least either of the top electrode or the bottom electrode has a basic crystal structure of a face centered cubic lattice, with the bottom electrode and the ferroelectric thin film having lattice constants whose difference is 1% or less.
  • the ferroelectric thin film has a thickness of 1000 ⁇ or less.
  • the top electrode is made of the Pt—Pb intermetallic compound specified in the present invention.
  • the top electrode is formed after the ferroelectric thin film has undergone heat treatment for crystallization; therefore, the top electrode has no adverse effect on the ferroelectric thin film during heat treatment for crystallization.
  • the polarization of the ferroelectric capacitor is greatly affected by hydrogen which is evolved in the steps of passivation (to form insulating protective film) and packaging in the LSI manufacturing process. If the top electrode is made of platinum, platinum catalytically decomposes hydrogen into active hydrogen, and this active hydrogen reaches the interface between the top electrode and the ferroelectric thin film and combines with oxygen in the ferroelectric thin film.
  • the Pt—Pb intermetallic compound specified in the present invention is less capable of decomposing molecular hydrogen into active hydrogen. Therefore, the top electrode made of this intermetallic compound protects the ferroelectric thin film from being attacked by active hydrogen.
  • the Pt 3 Pb intermetallic compound has a lattice constant close to that of PZT (or the ferroelectric thin film); therefore, the top electrode made of this intermetallic compound greatly reduces stress due to lattice distortion that occurs near the interface between the top electrode and the ferroelectric thin film.
  • the top electrode made of a Pt—Pb intermetallic compound -prevents Pb in PZT from diffusing into the electrode (and hence prevents a degraded layer from forming in the PZT) during the heat treatment which is carried out after the top electrode has been made.
  • the Pr—Pb intermetallic compound should contain Pb in an amount of 50 atom % or less; otherwise, it has a low melting point and adversely affects the film shape after heat treatment. Owing to the above-mentioned effect, the top electrode made of the Pt—Pb intermetallic compound yields a ferroelectric capacitor which is superior in polarizing characteristics and is almost exempt from deterioration.
  • the ferroelectric thin film of perovskite-type oxide containing Pb (as represented by PZT) is held between electrodes made of the Pt—Pb intermetallic compound.
  • the ferroelectric thin film is formed by sputtering, sol-gel method, or CVD on the lower electrode, which is formed on a substrate.
  • the ferroelectric thin film is incomplete in crystallinity on account of insufficient oxygen.
  • it should undergo heat treatment for crystallization in an oxygen-containing atmosphere.
  • the temperature of this heat treatment varies depending on the ferroelectric substance. It ranges from about 600° C. to about 800° C. in the case of PZT. This high temperature region has never been experienced in the conventional silicon process.
  • the bottom electrode should be made of a substance superior in oxidation resistance.
  • the electrode is made of an alloy composed mainly of. Pt in accordance with the present invention.
  • the bottom electrode made of the Pt—Pb intermetallic compound according to the present invention effectively prevents Pb from diffusing from PZT into the electrode and hence prevents a degraded layer from forming in the ferroelectric thin film.
  • the electrode made of pure platinum causes Pb to diffuse from PZT into the platinum electrode during heat treatment for crystallization, giving rise to a degraded layer of unstable composition in the ferroelectric thin film and aggravating the polarizing characteristics.
  • Diffusion of a metal element across different phases is caused by the chemical potential difference, which is a function of the difference in concentration of the diffusing element.
  • the driving force of diffusion is decreased if Pb is previously contained in the electrode into which diffusion proceeds so that the difference in Pb concentration is small between the PZT and the electrode.
  • the amount of Pb contained in the electrode should be 50 atom % or less.
  • the electrode With a Pb content higher than this limit, the electrode has a lower melting point and melts during heat treatment, producing an adverse effect on the smoothness and fine structure of the ferroelectric thin film.
  • the amount of element diffusion depends on temperature and time in addition to the driving force. Fortunately, the heat treatment for crystallization is completed in a short time (several minutes). This short time does not affect diffusion so long as the difference in Pb concentration is small between the PZT and the electrode as in the present invention.
  • the bottom electrode is made of a Pt—Pb intermetallic compound, there is only a small difference in lattice constant between the PZT and the bottom electrode. This contributes to a highquality ferroelectric film owing to reduction in stress induced by lattice distortion at the interface.
  • a conspicuous effect is produced when a Pt 3 Pb intermetallic compound of L 1 2 crystal structure is used. Examples of the L 1 2 crystal structure are shown in FIGS. 16 ( a ) to 16 ( c ). It is based on a face centered cubic (FCC) lattice with regular atom arrangement.
  • FCC face centered cubic
  • 101 denotes a Pt atom
  • 102 denotes a Pb atom
  • 105 denotes a Ti atom or Zr atom.
  • the Pt 3 Pb having the L 1 2 type crystal structure as shown in FIG. 16( b ) has a lattice constant of 4.058 ⁇ according to P. Villars and L. D.Calvert, “Pearson's Handbook of Crystallographic Data for Intennetallic Phases” ASM International, (1991). This value is very close to the lattice constant of PZT of perovskite-type crystal structure shown in FIG. 16( c ), which is 4.036 ⁇ according to K.
  • the difference in lattice constant is 0.55%.
  • the PZT thin film formed on the Pt 3 Pb has less lattice strain than that formed directly on Pt; and therefore, it is of high quality with very little stress.
  • the difference in lattice constant between the bottom electrode and the PZT is 1% or less, and the PZT is formed with an orientation similar to that of the bottom electrode.
  • the PZT thin film with a high orientation which is free of interfacial stress and a degraded layer, contributes to provision of a ferroelectric capacitor with outstanding polarizing characteristics.
  • the ferroelectric thin film in order to obtain the outstanding polarizing characteristics, it is suitable to form the ferroelectric thin film with an orientation.
  • This object is effectively achieved by forming the bottom electrode with an orientation.
  • the Pt bottom electrode formed on a Ti or TiN buffer layer on a silicon single crystal substrate tends to strongly orient in the (111) plane and the PZT also orients in the (111) plane under this influence.
  • the orientation of Pt in the (111) plane depends on the crystal structure and lattice constant of Pt and Ti.
  • the Pt—Pb intermetallic compound according to the present invention does not greatly differ from platinum in crystal structure and lattice constant; therefore, a bottom electrode made of it in place of platinum can be oriented mainly in the (111) plane when formed on the Ti buffer layer.
  • the difference in lattice constant between the Pt—Pb internetallic compound and PZT is smaller than that between Pt and PZT. Therefore, the PZT formed on the bottom electrode of Pt—Pb which orients mainly in the (111) plane has a higher orientation than the PZT formed on the bottom electrode of the Pt intermetallic compound.
  • a laminate is formed on a silicon single-crystal substrate from a Ti buffer layer, a first bottom electrode layer of Pt, a second bottom electrode layer of Pt—Pb intermetallic compound, and a PZT ferroelectric thin film.
  • the first bottom electrode layer of Pt certainly orients on the Ti buffer layer; therefore, the second bottom electrode of Pt—Pb intermetallic compound has a higher degree of orientation.
  • Epitaxial growth on the oriented bottom electrode yields a high-quality ferroelectric thin film of PZT with high orientation and low stress at the interface. This leads to the outstanding polarizing characteristics.
  • the orientation of the Ti buffer layer does not transmit directly to the bottom electrode layer of Pt—Pb intermetallic compound or the first bottom electrode layer of Pt. Therefore, the bottom electrode does not have a high degree of orientation.
  • the PZT ferroelectric thin film does not highly orient and hence does not have outstanding polarizing characteristics.
  • the bottom electrode is composed of layers of the crystal structure of a face centered cubic lattice so as to achieve the desired orientation.
  • the PZT ferroelectric thin film can be formed with an orientation.
  • the first layer is made of a metal having a face centered cubic lattice structure which certainly orients on the buffer layer.
  • the second layer has the function of preventing diffusion and reducing interfacial stress.
  • the second layer of the bottom electrode should be made of an alloy having a face centered cubic lattice structure or a crystal structure based on the face centered cubic lattice structure and also containing a metal element constituting the first layer of the bottom electrode. Moreover, the difference in lattice structure between the first layer and the second layer should be 3.5% or less. These conditions are necessary for the electrode as a whole to have a high degree of orientation and for the ferroelectric thin film to have a high degree of orientation. In addition, if the difference in lattice constant between the ferroelectric thin film and the bottom electrode is 1% or less, the orientation of the ferroelectric thin film is enhanced under the influence of the oriented atom arrangement in the bottom electrode. In this case, there is only a small strain in the interface between the bottom electrode and the ferroelectric thin film, and this effectively prevents deterioration due to repeated polarization and inversion.
  • the present invention provides a ferroelectric capacitor which has a high degree of polarization and resists deterioration caused by repetitious switching.
  • FIG. 1 is a sectional view of a ferroelectric capacitor representing one example of the present invention.
  • FIG. 2 is a diagram showing how the ferroelectric capacitor in one example of the present invention deteriorates in polarization due to reducing heat treatment differently depending of the top electrode.
  • FIGS. 3 ( a ), 3 ( b ) and 3 ( c ) are diagrams showing how the ferroelectric capacitor in one example of the present invention varies in hysteresis curve depending on the temperature of the reducing heat treatment.
  • FIG. 4 is a graph showing how the remanent polarization value before and after the reducing heat treatment varies depending on the Pb composition of the top electrode.
  • FIG. 5 is a graph showing how the value of coercive electric field in one example of the present invention depends on the Pb composition of the top electrode.
  • FIG. 6 is a graph showing how the film fatigue characteristics in one example of the present invention depends on the top electrode.
  • FIGS. 7 ( a ) and 7 ( b ) are graphs showing a hysteresis curve before and after the fatigue test in one example of the present invention.
  • FIGS. 8 ( 1 ) and 8 ( 2 ) are diagrams showing the XRD diffraction pattern in one example of the present invention.
  • FIG. 9 is a sectional view of a ferroelectric capacitor representing one example of the present invention.
  • FIG. 10 is a diagram showing the XRD diffraction pattern in one example of the present invention.
  • FIG. 11 is a diagram showing the lattice constant of the bottom electrode in one example of the present invention.
  • FIG. 12 is a schematic diagram showing the atom arrangement of the bottom electrode and ferroelectric thin film of the ferroelectric capacitor in one example of the present invention.
  • FIG. 13 is a sectional view of a ferroelectric capacitor representing one example of the present invention.
  • FIG. 14 is a sectional view of a ferroelectric capacitor representing one example of the present invention.
  • FIG. 15 is a phase diagram of the equilibrium state of the Pt—Pb binary system.
  • FIGS. 16 ( a ), 16 ( b ) and 16 ( c ) are diagrams showing the crystal structure of Pt, Pt 3 Pb, and PZT.
  • FIG. 17 is a sectional view of a ferroelectric memory representing one example of the present invention.
  • FIG. 18 is a perspective diagram showing a semiconductor device representing one example of the present invention.
  • FIG. 19 a block diagram showing a system LSI representing one example of the present invention.
  • FIG. 20 a conceptual diagram showing a contactless IC card representing one example of the present invention.
  • FIG. 1 is a schematic sectional view of the ferroelectric capacitor according to the present invention.
  • the substrate 11 is a silicon wafer substrate having an SiO 2 layer formed by thermal oxidation.
  • the buffer layer 15 is a Ti layer (200 ⁇ thick) formed by sputtering, with the substrate heated at 300° C.
  • the bottom electrode 26 is a Pt layer (1700 ⁇ thick) formed by sputtering, with the substrate heated at 300° C.
  • the ferroelectric thin film 30 is a thin film (ca.2500 ⁇ thick) formed by sputtering from PZT having a composition of Pb(Zr 0.52 Ti 0.48 )O 3 , with the substrate heated at 300° C.
  • the substrate with deposited layers undergoes heat treatment for crystallization.
  • This heat treatment is rapid thermal annealing (RTA) at 650° C. for 2 minutes in an atmospheric with a low oxygen concentration. It was found by X-ray diffraction that the resulting PZT film is highly oriented mostly in the (111) plane.
  • the top electrode 25 is formed by sputtering from the Pt—Pb intermetallic compound specified in the present invention. Sputtering was carried out using a binary sputtering apparatus capable of manipulating two targets of Pt and Pb simultaneously and controlling the sputtering speeds independently for the respective targets.
  • the top electrode 25 is 1700 ⁇ thick.
  • Several top electrodes were prepared which vary in the Pb composition from 0 atom % to 40 atom % in order to find a range of Pb composition which is most effective in preventing deterioration due to hydrogen reduction. While the top electrode is being formed, the substrate was kept at room temperature or 300° C.
  • the resulting top electrode film contains the phase of Pt 3 Pb intermetallic compound if Pb accounts for at least 10% in the Pb composition. (This was confirmed by XRD.)
  • the second annealing oxygen heat treatment
  • reducing heat treatment was conducted-in an atmosphere of He-3% DH2.
  • the ferroelectric capacitor was examined for a hysteresis curve (or polarization-voltage curve) characteristics.
  • FIG. 2 is a diagram showing how the value of remanent polarization varies depending on the temperature of reducing beat treatment in the case where the upper layer is made of Pt, Pt-25 atom % Pb, and Pt40 atom % Pb.
  • the value of remanent polarization decreases when the temperature of reducing heat treatment exceeds 150° C., and it becomes almost null (or ferroelectric characteristics disappear) when the temperature of the reducing heat treatment exceeds 300° C.
  • the top electrode made of Pt-25 atom % Pb or Pt40 atom % Pb the polarizing characteristics remain almost intact even when the temperature of the reducing heat treatment exceeds 350° C.
  • FIGS. 3 ( a ), 3 ( b ) and 3 ( c ) show hysteresis curves of the three top electrodes mentioned above.
  • the top electrode of Pt in the comparative example gives an almost straight line after heat treatment at 300° C., as shown in FIG. 3( a ).
  • the top electrode of Pt-25 atom % Pb or Pt40 atom % Pb does not greatly change in hysteresis characteristics after heat treatment at 300° C., as shown in FIG. 3( b ) and 3 ( c ). This result suggests that the top electrode of Pt—Pb according to the present invention is less subject to the platinum's catalytic action.
  • FIG. 4 shows the relation between the remanent polarization after reducing heat treatment at 250° C. for 10 minutes and the Pb composition of the top electrode made of Pt—Pb.
  • the ordinate represents the normalized value of the remanent polarization determined before the top electrode undergoes reducing heat treatment. It is noted that hydrogen deterioration decreases as the amount of Pb increases in the Pt—Pb for the top electrode. The effect is conspicuous when the content of Pb is 10% or more. It is concluded, therefore, that the content of Pb in the Pt—Pb top electrode should preferably be 10% or more from the standpoint of resistance to reduction.
  • FIG. 5 shows how the ferroelectric capacitor in one example of the present invention varies in coercive electric field (Ec) depending on the Pb composition of the Pt—Pb top electrode.
  • Ec coercive electric field
  • the Pt—Pb top electrode in this example does not greatly vary in coercive electric field even though its Pb content increases; it keeps an adequate value for memory driving.
  • the ⁇ mark denotes the value after oxygen treatment carried out to remove damage
  • the ⁇ mark denotes the value after reducing heat treatment in an atmosphere of He-3% H at 250° C. for 10 minutes.
  • FIG. 6 shows the result of evaluation of the fatigue characteristics of the ferroelectric capacitor in this example.
  • the evaluation was carried out by switching cycles (5V, 500 kHz), and the remanent polarization Pr was observed.
  • the ⁇ mark denotes the result of the Pt-25 atom % Pb (Pt 3 Pb) top electrode in this example
  • the ⁇ mark denotes the result of the Pt top electrode in the comparative example. It is noted that as compared with the comparative sample, the sample in this example is less liable to deterioration in polarization characteristics due to repeated polarization and inversion and hence has better film fatigue characteristics.
  • FIGS. 7 ( a ) and 7 ( b ) show the hysteresis curves before and after the fatigue test.
  • the value of remanent polarization decreases by nearly half after 10 10 switching cycles.
  • the value of remanent polarization decreases only a little after 10 10 switching cycles. This results from a decrease in strain in the interface between Pt 3 Pb and PZT. To show this, XRD analysis was conducted.
  • FIGS. 8 ( 1 ) and 8 ( 2 ) show the result of XRD analysis of the ferroelectric capacitor in this example.
  • the diagram of FIG. 8(l) represents the result obtained after the top electrode of Pt-25 atom % Pb had been formed.
  • the diagram of FIG. 8( 2 ) represents the result obtained after oxygen treatment at 650° C.
  • the top electrode analyzed is made of Pt 3 Pb intermetallic compound and is formed on the PZT highly orienting in the (111) plane. It orients mainly in the (111) plane.
  • the results of XRD analysis give peaks due to (111) and (222) corresponding to the lattice constant of 404 ⁇ and peaks due to (111) and (222) corresponding to the lattice constant of 3.91 ⁇ .
  • the former represents PZT and Pt 3 Pb, which have almost the same lattice constant.
  • the latter represents Pt constituting the bottom electrode.
  • most of the top electrode retains the lattice constant and orientation of Pt 3 Pb.
  • the fact that there is very little difference in lattice constant between the Pt 3 Pb top electrode and the PZT leads to reduction in strain in the interface (due to good matching) and improvement in film fatigue characteristics.
  • top electrode made of Pt—Pb intermetallic compound is scarcely subject to deterioration by hydrogen and hence contributes to provision of a ferroelectric capacitor having superior film fatigue characteristics.
  • sputtering As the method of forming the PZT film. Any other method than sputtering may be employed. For example, it is possible to use spin coating, spraying, misting, MOCVD, MBE, or laser vapor deposition (in which the raw material may be an organometallic compound or an acetate).
  • FIG. 9 is a schematic sectional view of the ferroelectric capacitor in this example.
  • the substrate 11 and the buffer layer 15 are the same as those in Example 1. That is, the substrate 11 is a silicon wafer substrate having an SiO 2 layer formed by thermal oxidation.
  • the buffer layer 15 is a Ti layer (200 ⁇ thick) formed by sputtering, with the substrate heated at 300° C.
  • the bottom electrode 16 has a double layer structure, consisting of a first layer 21 of Pt and a second layer 21 of Pt 3 Pb intermetallic compound having the composition of Pt-25 atom % Pb.
  • the first layer 21 (1000 ⁇ thick) of the bottom electrode was formed by sputtering, with the substrate heated at 300° C.
  • the second layer 23 (1000 ⁇ thick) of the bottom electrode was formed by sputtering, with the substrate heated at 300° C. Sputtering was carried out using a dual sputtering apparatus capable of manipulating two targets of Pt and Pb simultaneously and controlling the sputtering speeds independently for the respective targets.
  • the ferroelectric thin film 30 is a thin film (ca. 1000 ⁇ thick) formed by sputtering from PZT having a composition of Pb(Zr 052 Ti 0.48 )O 3 , with the substrate kept at room temperature.
  • the substrate with deposited layers underwent heat treatment for crystallization. This heat treatment is rapid thermal annealing ETA) at 650° C. for 2 minutes in an atmosphere with a low oxygen concentration.
  • the top electrode 17 of double layer structure was formed. It is composed of a first layer 40 (adjacent to the ferroelectric layer) and a second layer 44 .
  • the first layer 40 (1000 ⁇ thick) of the top electrode was formed from Pt 3 Pb in the same way as used for the second layer 23 of the bottom electrode.
  • the second layer 44 (1000 ⁇ ) was formed from Pt by sputtering in the same way as used for the first layer 21 of the bottom electrode.
  • FIG. 10 shows the result of XRD analysis of the ferroelectric capacitor in this example.
  • the XRD analysis was carried out before the ferroelectric thin film 30 was formed or in the stage in which the second layer of the bottom electrode had been formed from the Pt 3 Pb intermetallic compound. It is noted that the layer of Pt 3 Pb is strongly oriented in the (111) plane under the influence of the layer of Pt which orients mainly in the (111) plane.
  • the lattice constant of Pt 3 Pb is 4.03-4.04 ⁇ and the lattice constant of Pt is 3.91 ⁇ .
  • FIG. 11 shows the lattice constant of the second layer 23 of the bottom electrode, with the Pb content being varied.
  • the second layer 23 of the bottom electrode which is a layer of Pt 3 Pb intermetallic compound
  • the lattice constant of the former is close to that of the ferroelectric thin film of PZT.
  • the lattice constant of the second layer 23 of the bottom electrode or the layer of Pt 3 Pb intermetallic compound is indicated by the mark ⁇ if the layer is formed at room temperature and by the mark ⁇ if the layer is formed at 300° C.
  • the lattice constant of the first layer 21 of the bottom electrode or the layer of Pt is indicated by the mark ⁇ if the layer is formed at room temperature and by the mark ⁇ if the layer is formed at 300° C.
  • the hatched area in FIG. 11 denotes the values of lattice constant of the ferroelectric thin film of PZT.
  • the sample was analyzed by X-ray diffractometry. It was found that the ferroelectric layer of PZT strongly orients in the (111) plane and has a lattice constant of 4.04 ⁇ .
  • FIG. 12 is a schematic diagram showing the atom arrangement of the bottom electrode and ferroelectric thin film. All of the first layer (Pt) of the bottom electrode, the second layer (Pt 3 Pb) of the bottom electrode, and the ferroelectric thin film of PZT strongly orient in the (111) plane, so that they take on the atom arrangement as shown in FIG. 12.
  • the atom arrangement in each layer in the (111) plane is schematically shown.
  • 110 represents an oxygen atom
  • 102 represents a Pb atom
  • 101 represents a Pt atom.
  • Pt, Pt 3 Pb, and PZT have a lattice constant of 3.91 ⁇ , 4.04 ⁇ , and 4.04 ⁇ , respectively. Therefore, they have a closest interatomic distance of 2.76 ⁇ , 2.85 ⁇ , and 2.85 ⁇ , respectively, in the (111) plane. Since the difference in lattice constant between Pt and PZT is about 3.9%, a stress due to this difference occurs in the interface if PZT is formed directly on the bottom electrode of Pt. This stress in the interface is a cause for deterioration of the ferroelectric characteristics. On the other hand, there is substantially no difference in lattice constant between Pt 3 Pb and PZT; therefore, no stress occurs in the interface if the electrode in direct contact with PZT is formed from Pt 3 Pb as in this example.
  • the first layer of the top electrode is formed from Pt 3 Pb, it is possible to prevent the polarizing characteristics from being deteriorated by hydrogen, as demonstrated in Example 1.
  • the fact that the lattice strain is relieved in the upper and lower interfaces of the ferroelectric thin film greatly improves the fatigue characteristics, as in the case of Example 1.
  • the top electrode has a bi-layer structure, with the first layer being Pt 3 Pb and the second layer being Pt.
  • Forming the second layer of the top electrode from Pt produces the following effect.
  • the top electrode is formed by etching after the film for the top electrode has been formed. During etching, the film of Pt 3 Pb may be degraded and contact between the top electrode and wiring may be deteriorated by halogen gas and resist material used for etching.
  • the second layer of the top electrode formed from Pt protects Pt 3 Pb and prevents the film morphology from being deteriorated in the etching step and the ashing step that follows resist removal.
  • the second layer of the top electrode is formed from Pt; however, it may also be formed from any of W, Ta, Ir, Ru, Pd, Ni, and Cu, with the effect remaining the same.
  • This Pt 3 Pb prevents Pb from diffusing from PZT to the electrode during heat treatment for PZT crystallization. Owing to the effect of preventing Pb diffusion, together with the above-mentioned effects of reducing strain in the interface and producing a strong orientation, it is possible to prevent a degraded layer from occurring near the interface of the electrode. (This degraded layer is a cause for deterioration of polarizing characteristics.) For this reason, the ferroelectric layer of PZT can be made as thin as 800 ⁇ in this example. This thin ferroelectric layer of PZT permits a memory to be driven at a lower voltage. In addition, the effect of preventing deterioration by hydrogen reduction protects the characteristics from being deteriorated in the interconnect process which evolves hydrogen. Therefore, the ferroelectric capacitor can be mounted on the logic having a multilevel interconnect structure.
  • the ferroelectric capacitor in this example retains a low value of coercive electric field (Ec) and a large value of remanent polarization (Pr), which is less subject to deterioration by processing.
  • the ferroelectric capacitor helps to realize a memory that can be driven, at a low voltage.
  • the ferroelectric capacitor scarcely decreases in Pr even after plural switching cycles.
  • the ferroelectric capacitor mentioned above can be used as a non-volatile ferroelectric memory. It can also be used as a DRAM capacitor that utilizes a high dielectric characteristic.
  • FIG. 13 is a sectional view of the ferroelectric capacitor in this example. It is composed of a top electrode 25 , a ferroelectric thin film 30 , a bottom electrode 20 , a buffer layer 15 , and a substrate 11 .
  • the substrate 11 is a silicon wafer substrate having an SIO 2 layer formed by thermal oxidation.
  • the buffer layer 15 is a Ti layer (200 ⁇ thick) formed by sputtering, with the substrate heated at 300° C.
  • On the buffer layer 15 there was formed by sputtering a bottom electrode 20 in the form of a thin film (1000 ⁇ thick) of Pt—Pb intermetallic compound.
  • This sputtering employs a sintered body of Pt-15 atom % Pb as the target.
  • the substrate was heated at 300° C.
  • the results of X-ray diffractometry indicate that the thin film of Pt—Pb intermetallic compound has a face centered cubic structure, with a lattice constant of 4.04 ⁇ , and strongly orients in the (111) plane.
  • the ferroelectric thin film 30 is a thin film (ca. 1200 ⁇ thick) formed by sputtering from PZT having a composition of Pb(Zr 0.52 Ti 0.48 )O 3 , with the substrate kept in the range from room temperature to 450° C.
  • the substrate with deposited layers underwent heat treatment for crystallization. This heat treatment consisted of rapid thermal annealing (RTA) at 650° C. for 2 minutes in an atmosphere of oxygen.
  • RTA rapid thermal annealing
  • the top electrode 25 (1000 ⁇ thick) was formed from Pt—Pb intermetallic compound in the same way as for the bottom electrode 20 .
  • the resulting ferroelectric capacitor was examined by TEM-EDX analysis, SIMS analysis, and ICP analysis. It was found that there is very little diffusion of Pb from the PZT thin film into the top and bottom electrodes. It was also found that the PZT film has the desired composition and the PZT film is free from a degraded layer. It was also found that the upper and bottom electrodes are formed from the intermetallic compound of Pt 3 Pb having a L 1 2 crystal structure. In this example, both the top electrode layer and the bottom electrode layer are entirely composed of the intermetallic compound. However, there may be an instance in which crystalline particles of intermetallic compound exist in part of the electrode layer. The same effect as mentioned above is also produced in this case.
  • the results of X-ray diffractometry indicate that the PZT thin film strongly orients in the (111) plane.
  • the reason for this is that the bottom electrode orients in the (111) plane and its lattice constant is close to that of PZT, so that epitaxial growth occurs.
  • the lattice constant of the intermetallic compound (Pt 3 Pb) obtained by X-ray diffractometry (peak positions) and electron beam diffraction is larger than that of Pt alone; and it is very close to that of PZT. This is evidenced by the fact that lattice strain is relieved in the interface of the bottom electrode and stress in the interface is suppressed.
  • the top electrode is made of the intermetallic compound of Pt 3 Pb, the ferroelectric capacitor has a small stress in the interface of the top electrode and has good hydrogen resistance characteristics, which is an issue when the protective insulating film is formed afterwards.
  • the ferroelectric capacitor in this example retains a low level of coercive electric field (Ec) and keeps a high level of remanent polarization (Pr). It scarcely decreases in Pr even after plural switching cycles.
  • FIG. 14 is a sectional view of the ferroelectric capacitor in this example.
  • the substrate 11 and the buffer layer 15 are the same as those in Examples 1 to 3.
  • the buffer layer is formed first, and then the Pt layer (1000 ⁇ thick) is formed in the same manner as in Example 2. Subsequently, the Pb layer (1000 521 thick) is formed by sputtering.
  • the PZT film (1200 ⁇ thick) is formed in the same way as in Example 1.
  • heat treatment (RTA) for crystallization is carried out in oxygen at 650° C. for 2 minutes. During sputtering to form the Pt layer, the Pb layer, and the PZT layer, the substrate is kept at a constant temperature of 300° C. During the heat treatment for crystallization, Pb diffuses into the Pt layer.
  • the bottom electrode 16 of double layer structure is formed as shown in FIG. 14. It is composed of a first layer 21 of Pt and a second layer 23 of Pt 3 Pb intermetallic compound. Then, the top electrode 27 , which is a Pt layer (1000 ⁇ thick), is formed by sputtering. Thus, there is obtained a desired ferroelectric capacitor.
  • the sample was examined by X-ray diffractometry. It was found that they strongly orient in the (111) plane. This is because the Pt layer orients under the influence of the orientation of the Ti buffer layer 15 and the Pt layer was formed directly on the Ti buffer layer without an interlayer between them. If there exists an interlayer of another substance between the Ti buffer layer and the Pt layer, then both the bottom electrode 16 and the ferroelectric 30 will not strongly orient.
  • the ferroelectric capacitor in this example retains a low level of coercive electric field (Ec) and keeps a high level of remanent polarization (Pr). It scarcely decreases in Pr even after plural switching cycles.
  • FIG. 17 is a schematic sectional view of the ferroelectric memory cell in this example.
  • This memory cell is produced in the following manner. On a silicon substrate 61 , there are formed a source 67 and a drain 68 . On this substrate, there is formed an SiO 2 layer 62 (250 ⁇ thick) by oxidation. At the center of the substrate, there is formed a convex Si 0 2 film by patterning through a mask. On this SiO 2 film, there is formed a polycrystalline silicon layer (4500 ⁇ thick) by CVD. On the entire surface, there is formed an SiO 2 layer 62 (250 ⁇ thick) by oxidation. Thus, there is obtained a MOS transistor. The capacitor corresponding to this semiconductor MOS is formed in the following manner.
  • a Ti buffer layer 15 (2000 ⁇ thick) is formed by beating at 300° C.
  • the drain 68 is connected to the top electrode of Pt 3 Pb through a conductor 171 of aluminum or the like. (This is schematically shown in FIG. 17.) In some cases, the drain 68 may be connected to the bottom electrode of Pt 3 Pb through a conductor 171 of aluminum or the like. In this way, there is formed a ferroelectric memory cell of so-called 1-MOS 1-capacitor type.
  • the thus obtained ferroelectric memory cell gives a remanent polarization, with a polarity in the direction of voltage application, when a voltage greater than the coercive electric field is applied from the upper (or lower) electrode to the lower (or upper) electrode of the ferroelectric capacitor. If the direction of the remanent polarization is made to correspond to the state of “0” or “1”, it is possible to perform writing to the memory. Also, it is possible to read out “1” or “0” by detecting the change in capacity of an accumulated charge as the hysteresis characteristics of the ferroelectric layer that is obtained by application of a voltage greater than the coercive electric field.
  • the ferroelectric memory cell has a capacitor in which the electrode is made of the specific materials of the present invention. Therefore, the ferroelectric memory cell has a high level of polarization and deteriorates very little after repeated use.
  • ferroelectric capacitor is used as the capacitor of a semiconductor MOS.
  • the same effect as mentioned above will be produced also in the ferroelectric memory constructed such that the ferroelectric capacitor is formed on the gate of a semiconductor field effect transistor.
  • FIG. 18 is a schematic diagram showing the semiconductor device provided with the ferroelectric memory cell in this example.
  • the semiconductor device has ferroelectric capacitors (shown in Example 1) arranged two-dimensionally such that the bottom electrodes 73 a , 73 b , 74 c , . . . and the top electrodes 71 a , 7 l b , 71 c , . . . intersect at right angles.
  • each capacitor is composed of upper and bottom electrodes of Pt—Pb intermetallic compound and the ferroelectric thin film 75 of PZT.
  • a Ti buffer layer 77 is formed between the substrate 79 and the bottom electrodes 73 a , 73 b , . . .
  • one cell is selected by selecting one from the top electrodes and one from the bottom electrodes by means of the access circuit.
  • One transistor (not shown) near the capacitor is driven so as to apply a voltage for writing or reading.
  • the memory cell functions in this way.
  • FIG. 19 a conceptual diagram showing a system LSI provided with the ferroelectric memory cell in this example.
  • One-chip logic is composed of an external interface 301 , a CPU 302 , and a ferroelectric memory 303 .
  • the CPU 302 is composed of an address unit 305 , an execution unit 306 , an order unit 307 , and a bus unit 308 .
  • the CPU 302 exchanges information with the ferroelectric memory 303 through the bus unit 308 .
  • the system LSI exchanges data with an external information machine (not shown) through the external interface 301 . Date communications may be accomplished through interconnects or by electric wave or infrared rays without interconnects.
  • the ferroelectric memory 303 previously required a ROM (to store programs) and a RAM (to write and read data randomly).
  • the ROM is a EPROM and the RAM is a DRAM.
  • the ferroelectric memory 303 alone constitutes the necessary unit.
  • the ferroelectric memory is non-volatile and is capable of high-speed writing and reading. Therefore, it functions as both a ROM and a RAM. Constituting the memory unit with the ferroelectric memory alone makes it possible to allocate the region for the ROM and the RAM as desired.
  • This ferroelectric memory element has the capacitor structure as shown in Example 1.
  • FIG. 20 a conceptual diagram showing a contactless type IC card provided with the ferroelectric memory cell in this example.
  • the contactless type IC card 201 is composed of a transmitting and receiving device 202 , a microcomputer chip with built-in memory 204 , and an antenna coil 205 .
  • the antenna coil 205 receives electric waves (containing data 207 ) sent from an external data conversion unit 203 .
  • the received electric waves are converted into a voltage, which in turn drives the microcomputer chip 204 through the transmitting and receiving unit 202 .
  • the data 207 is sent to the external data conversion unit 203 in the opposite direction.
  • the microcomputer chip 204 is provided with the ferroelectric memory unit 206 of the present invention.
  • the ferroelectric memory element 206 is one in which the ferroelectric thin film of PZT has a thickness of 1000 ⁇ or less, so that it can be driven at a lower voltage.
  • the top electrode is made of a Pt—Pb intermetallic compound, it is possible to protect PZT from being deteriorated by hydrogen. Therefore, it is possible to provide a ferroelectric memory which is not subject to deterioration in polarizing characteristics. It is also possible to provide a ferroelectric memory which has a low strain in the interface between the PZT and the electrode and which is less subject to deterioration due to repeated polarization and inversion. Also, if the bottom electrode is made of a Pt—Pb intermetallic compound, it is possible to greatly reduce the diffusion of Pb from PZT to the electrode and hence it is possible to prevent the formation of a degraded layer in the ferroelectric thin film.
  • the present invention it is possible to prevent the formation of a degraded layer in the ferroelectric thin film of the ferroelectric memory. Also, according to the present invention, it is possible to provide an electrode material which lowers stress in the interface between the ferroelectric thin film and the electrode. Further, according to the present invention, it is possible to produce a ferroelectric memory which has a high level of polarization and is less vulnerable to deterioration due to repeated use.
  • the present invention can be applied to a ferroelectric memory, particularly a non-volatile ferroelectric memory (FeRAM), a system LSI provided with a non-volatile memory, a semiconductor device typified by a DRAM in which the ferroelectric is used as a capacitor, and electronic machines and equipment, such as an IC card, which is provided with said devices.
  • FeRAM non-volatile ferroelectric memory
  • a system LSI provided with a non-volatile memory
  • a semiconductor device typified by a DRAM in which the ferroelectric is used as a capacitor
  • electronic machines and equipment such as an IC card

Abstract

A ferroelectric capacitor of the type having a top electrode, a ferroelectric thin film, and a bottom electrode, is characterized in that said ferroelectric thin film is a perovskite-type oxide containing Pb and said upper and bottom electrodes contain an intermetallic compound composed of Pt and Pb. An electronic device is provided with said ferroelectric capacitor. This construction is designed to solve the following problems. In a non-volatile ferroelectric memory (FeRAM), a degraded layer occurs near the interface between the PZT and the electrode due to hydrogen evolved during processing or due to diffusion of Pb from the PZT into the electrode. A stress due to a difference in lattice constant occurs in the interface between the electrode and the ferroelectric thin film. The degraded layer and the interfacial stress deteriorate the initial polarizing characteristics of the ferroelectric capacitor and also greatly deteriorate the polarizing characteristics after switching cycles.

Description

    TECHNICAL FIELD
  • The present invention relates to a ferroelectric capacitor. More particularly, the present invention relates to a ferroelectric capacitor which is suitable for use in a semiconductor device typified by a non-volatile ferroelectric memory (FeRAM), a system LSI with a nonvolatile memory, and DRAM which employs ferroelectrics as the capacitor. [0001]
  • BACKGROUND OF THE INVENTION
  • A ferroelectric memory has been said to be an ideal memory because of its outstanding characteristic property of a high access speed comparable to that of a DRAM, and yet it is non-volatile and capable of operating with a lower power consumption. It has a capacitor of ferroelectric material such as Pb(Zr[0002] xTi1−x)O3(PZT) and SrBi2Ta2O3(SBT) which are oxides with a perovskite-type crystal structure, so that it records information by means of the direction of its remanent polarization.
  • The ferroelectric oxide needs in its production a process of heat treatment for crystallization in an oxygen atmosphere which is carried out after its thin film has been formed. Consequently, the electrodes through which electrical signals are transmitted to the ferroelectric thin film as a capacitor are made of a noble metal, such as Pt and Ir, which is chemically stable and resistant to oxidation and deterioration at high temperature during heat treatment. For example, Japanese Patent Laid-open No. Hei 9-102590 discloses a ferroelectric capacitor composed of PZT (for the ferroelectric thin film) and Pt (for the electrode). [0003]
  • SUMMARY OF THE INVENTION
  • The above-mentioned prior art technology pays no attention to the problem that the polarizing characteristics of ferroelectrics tend to deteriorate due to hydrogen evolved in the process which is carried out after the capacitor has been formed. This hydrogen is evolved in the step of passivation (to form an insulating protective film) and in the step of packaging. It is known that hydrogen greatly deteriorates the polarizing characteristics of the ferroelectric capacitor. If the top electrode is made of platinum, hydrogen is decomposed into active hydrogen due to platinum's catalytic action. Active hydrogen reaches the interface between the top electrode and the ferroelectric thin film and combines with oxygen in the ferroelectric thin film. This results in an oxygen-poor degraded layer near the interface between the ferroelectric thin film and the electrode, and this layer greatly deteriorates the polarizing characteristics. [0004]
  • In addition, the above-mentioned prior art technology has both an advantage and a disadvantage. It protects the electrode material from oxidation during the heat treatment in an oxygen atmosphere to form an oxide of the ferroelectric material. On the other hand, it permits the constituting elements to diff-use from the ferroelectric oxide to the electrode material in the step of heat treatment. As mentioned above, the ferroelectric thin film lacks oxygen in the stage immediately after film forming and hence is in an unstable crystalline state. Therefore, it needs heat treatment for crystallization so as to supply oxygen which stabilizes the crystalline state. This heat treatment for crystallization should be carried out at about 500-800° C. in order to provide a ferroelectric capacitor having satisfactory polarizing characteristics. During this heat treatment, metal elements constituting the ferroelectric oxide diffiuse from the ferroelectric thin film to the bottom electrode, forming a deteriorated layer (or a small region with varied compositions) near the interface between the ferroelectric thin film and the bottom electrode. A ferroelectric capacitor-composed of PZT (for the ferroelectric thin film) and Pt (for the electrode) poses a problem in that Pb in the PZT diffuses into Pt in the bottom electrode during heat treatment for crystallization, resulting in a Pb-poor degraded layer near the interface between the PZT film and the electrode. This degraded layer deteriorates the initial polarizing characteristics of the ferroelectric capacitor and it also greatly deteriorates the polarizing characteristics after the ferroelectric capacitor polarizes and inverses repetitiously in the course of memory switching. [0005]
  • Moreover, the above-mentioned prior art technology has another disadvantage in that PZT and Pt differ so greatly in lattice constant that there exists a stress due to lattice deformation near the interface. This stress also deteriorates the polarizing characteristics. [0006]
  • The present invention was completed in view of the foregoing problems. It is an object of the present invention to prevent the formation of the degraded layer in the ferroelectric thin film of a ferroelectric memory. [0007]
  • It is another object of the present invention to provide an electrode material which reduces stress at the interface between the ferroelectric thin film and the electrode. [0008]
  • It is still another object of the present invention to provide a ferroelectric memory which has outstanding polarizing characteristics and is less liable to deterioration after repeated use. [0009]
  • The first aspect of the present invention resides in a ferroelectric capacitor of the type having a top electrode, a ferroelectric thin film, and a bottom electrode, characterized in that said ferroelectric thin film is a perovskite-type oxide containing a metal element and said top electrode contains an intermetallic compound composed of said metal element and a noble metal. [0010]
  • The second aspect of the present invention resides in a ferroelectric capacitor of the type having a top electrode, a ferroelectric thin film, and a bottom electrode, characterized in that said ferroelectric thin film is a perovskite-type oxide containing a metal element and said top electrode and bottom electrode contain an intermetallic compound composed of said metal element and a noble metal. [0011]
  • The third aspect of the present invention resides in a ferroelectric capacitor of the type having a top electrode, a ferroelectric thin film, and a bottom electrode, characterized in that said ferroelectric thin film is a perovskite-type oxide containing a metal element, and at least either of said top electrode or said bottom electrode has a multilayer structure formed by sequentially laminating a layer containing an intermetallic compound composed of said metal element and a noble metal and a layer of said noble metal, the former being adjacent to the interface of the ferroelectric thin film. [0012]
  • The fourth aspect of the present invention resides in a ferroelectric capacitor of the type having a substrate, a buffer layer, a bottom electrode, and a ferroelectric thin film, which are sequentially laminated, characterized in that said buffer layer is made of a transition metal or a nitride thereof, said ferroelectric thin film is made of a perovskite-type oxide containing a metal element, and said bottom electrode contains an intermetallic compound composed of said metal element and a noble metal. [0013]
  • The fifth aspect of the present invention resides in a ferroelectric capacitor as defined above, in which said noble metal is Pt, said intermetallic compound is one which is composed of Pb and Pt, with the Pb content being 40 atom % or less, and said transition metal is Ti. [0014]
  • FIG. 15 is an equilibrium diagram of the Pt—Pb binary system (taken from the Metal Data Book compiled by the Japan Institute of Metals, 3rd edition, p.580, published by Maruzen, 1993). This diagram shows that Pt does not dissolve in Pb in their equilibrium state. Therefore, as Pb is added to Pt. there occurs a two-phase structure composed of Pb-free Pt and an intermetallic compound Pt[0015] 3Pb having the L1 2 type crystal structure. When the amount of Pb reaches 25 atom %, there occurs a single-phase structure of Pt3Pb. This is the intermetallic compound composed of Pt and Pb (with the Pb content being 40 atom % or less) mentioned in the present invention. The phase structure shown in the diagram of the equilibrium state (FIG. 15) does not necessarily occur in the case of a thin film material as in the present invention. Therefore, it is desirable that the intermetallic compound composed of Pt and Pb (with the Pb content 40 atom % or less) should also include a structure which is not shown in the diagram of the equilibrium state.
  • In accordance with the present invention, said intermetallic compound will be as effective as the Pt[0016] 3Pb intermetallic compound so long as it has the phase of a crystal structure of a face centered cubic lattice even though it has another crystal structure than that of the L1 2 type.
  • In the following description, the Pt—Pb intermetallic compound denotes an intermetallic compound composed of Pt and Pb, with the Pb content being 40 atom % or less. [0017]
  • According to the present invention, the bottom electrode layer has the crystal structure of a face centered cubic lattice, with its major orientation being (111) or (100) or (110). In addition, both the ferroelectric thin film and the bottom electrode have a major orientation of (111) or (100) or (110). Incidentally, the terms “strongly oriented”, “high orientation”, and “major orientation” have the same meaning in this specification. [0018]
  • The ferroelectric capacitor according to the present invention is characterized in that the bottom electrode is of multilayer structure, with the first layer being made of a metal having a face centered cubic lattice and the second layer being made of an alloy containing said metal and having a basic crystal structure of a face centered cubic lattice, the first and second layers having lattice constants whose difference is 3.5% or less. In addition, the ferroelectric capacitor should preferably be characterized in that at least either of the top electrode or the bottom electrode has a basic crystal structure of a face centered cubic lattice, with the bottom electrode and the ferroelectric thin film having lattice constants whose difference is 1% or less. [0019]
  • In addition, according to the present invention, the ferroelectric thin film has a thickness of 1000 Å or less. [0020]
  • A mention is made below of the function which is produced when the top electrode is made of the Pt—Pb intermetallic compound specified in the present invention. The top electrode is formed after the ferroelectric thin film has undergone heat treatment for crystallization; therefore, the top electrode has no adverse effect on the ferroelectric thin film during heat treatment for crystallization. On the other hand, the polarization of the ferroelectric capacitor is greatly affected by hydrogen which is evolved in the steps of passivation (to form insulating protective film) and packaging in the LSI manufacturing process. If the top electrode is made of platinum, platinum catalytically decomposes hydrogen into active hydrogen, and this active hydrogen reaches the interface between the top electrode and the ferroelectric thin film and combines with oxygen in the ferroelectric thin film. As a result, an oxygen-poor degraded layer appears near the interface between the ferroelectric thin film and the electrode, and this degraded layer greatly aggravates the polarizing characteristics. If there is a large mismatch of lattice constant between the top electrode and the ferroelectric thin film, a lattice distortion occurs near the interface between the top electrode and the ferroelectric thin film. This lattice distortion also aggravates the polarizing characteristics. As compared with pure platinum, the Pt—Pb intermetallic compound specified in the present invention is less capable of decomposing molecular hydrogen into active hydrogen. Therefore, the top electrode made of this intermetallic compound protects the ferroelectric thin film from being attacked by active hydrogen. Also, the Pt[0021] 3Pb intermetallic compound has a lattice constant close to that of PZT (or the ferroelectric thin film); therefore, the top electrode made of this intermetallic compound greatly reduces stress due to lattice distortion that occurs near the interface between the top electrode and the ferroelectric thin film. In addition, the top electrode made of a Pt—Pb intermetallic compound--prevents Pb in PZT from diffusing into the electrode (and hence prevents a degraded layer from forming in the PZT) during the heat treatment which is carried out after the top electrode has been made. The Pr—Pb intermetallic compound should contain Pb in an amount of 50 atom % or less; otherwise, it has a low melting point and adversely affects the film shape after heat treatment. Owing to the above-mentioned effect, the top electrode made of the Pt—Pb intermetallic compound yields a ferroelectric capacitor which is superior in polarizing characteristics and is almost exempt from deterioration.
  • A mention is made below of the function which is produced by the bottom electrode made of the Pt—Pb intermetallic compound specified in the present invention. [0022]
  • As mentioned above, according to the present invention, the ferroelectric thin film of perovskite-type oxide containing Pb (as represented by PZT) is held between electrodes made of the Pt—Pb intermetallic compound. [0023]
  • The ferroelectric thin film is formed by sputtering, sol-gel method, or CVD on the lower electrode, which is formed on a substrate. In the stage immediately after forming the ferroelectric thin film, the ferroelectric thin film is incomplete in crystallinity on account of insufficient oxygen. In order to convert the ferroelectric thin film into a stable one, it should undergo heat treatment for crystallization in an oxygen-containing atmosphere. The temperature of this heat treatment varies depending on the ferroelectric substance. It ranges from about 600° C. to about 800° C. in the case of PZT. This high temperature region has never been experienced in the conventional silicon process. If this heat treatment for crystallization oxidizes the bottom electrode, the bottom electrode becomes poor in electrical conductivity and decreases in adhesion strength to such an extent that the ferroelectric thin film peels off. Therefore, the bottom electrode should be made of a substance superior in oxidation resistance. For this reason, the electrode is made of an alloy composed mainly of. Pt in accordance with the present invention. [0024]
  • The bottom electrode made of the Pt—Pb intermetallic compound according to the present invention effectively prevents Pb from diffusing from PZT into the electrode and hence prevents a degraded layer from forming in the ferroelectric thin film. (In the conventional technology, however, the electrode made of pure platinum causes Pb to diffuse from PZT into the platinum electrode during heat treatment for crystallization, giving rise to a degraded layer of unstable composition in the ferroelectric thin film and aggravating the polarizing characteristics.) Diffusion of a metal element across different phases is caused by the chemical potential difference, which is a function of the difference in concentration of the diffusing element. In the case of diffusion of Pb, the driving force of diffusion is decreased if Pb is previously contained in the electrode into which diffusion proceeds so that the difference in Pb concentration is small between the PZT and the electrode. In this case the amount of Pb contained in the electrode should be 50 atom % or less. With a Pb content higher than this limit, the electrode has a lower melting point and melts during heat treatment, producing an adverse effect on the smoothness and fine structure of the ferroelectric thin film. In actual practice, the amount of element diffusion depends on temperature and time in addition to the driving force. Fortunately, the heat treatment for crystallization is completed in a short time (several minutes). This short time does not affect diffusion so long as the difference in Pb concentration is small between the PZT and the electrode as in the present invention. [0025]
  • There is a conceivable way of forming Pb-rich PZT in anticipation of Pb diffusion into the Pt electrode. However, diffusion does occur in this case and hence the composition vanes in the platinum electrode from its interface to its inside. If there is a concentration gradient in the vertical direction across the ferroelectric thin film, the polarization characteristics are greatly aggravated after switching cycles even though it is good in the initial stage. In addition, it is difficult to find the optimum composition before diffusion, and it is also, very difficult to control the PZT composition after heat treatment for crystallization. By contrast, according to the present invention, Pb is previously contained in the platinum electrode, so that it is possible to establish an optimum PZT composition in the beginning. This is advantageous from the standpoint of controlling the PZT composition. [0026]
  • Since the bottom electrode is made of a Pt—Pb intermetallic compound, there is only a small difference in lattice constant between the PZT and the bottom electrode. This contributes to a highquality ferroelectric film owing to reduction in stress induced by lattice distortion at the interface. A conspicuous effect is produced when a Pt[0027] 3Pb intermetallic compound of L1 2 crystal structure is used. Examples of the L1 2 crystal structure are shown in FIGS. 16(a) to 16(c). It is based on a face centered cubic (FCC) lattice with regular atom arrangement. In the figures, 101 denotes a Pt atom, 102 denotes a Pb atom, and 105 denotes a Ti atom or Zr atom. The Pt3Pb having the L1 2 type crystal structure as shown in FIG. 16(b) has a lattice constant of 4.058 Å according to P. Villars and L. D.Calvert, “Pearson's Handbook of Crystallographic Data for Intennetallic Phases” ASM International, (1991). This value is very close to the lattice constant of PZT of perovskite-type crystal structure shown in FIG. 16(c), which is 4.036 Å according to K. Kakegawa et al., Solid State Commun., 24, 769(1977), rather than the lattice constant of 3.92 Å of Pt of FCC shown in FIG. 16(a). The difference in lattice constant is 0.55%. As a result, the PZT thin film formed on the Pt3Pb has less lattice strain than that formed directly on Pt; and therefore, it is of high quality with very little stress. In addition, as mentioned above, the difference in lattice constant between the bottom electrode and the PZT is 1% or less, and the PZT is formed with an orientation similar to that of the bottom electrode. In this case, it is apparent that the effect of preventing the diffusion of Pb (as mentioned above) can be obtained at the same time. The PZT thin film with a high orientation, which is free of interfacial stress and a degraded layer, contributes to provision of a ferroelectric capacitor with outstanding polarizing characteristics.
  • In addition, in order to obtain the outstanding polarizing characteristics, it is suitable to form the ferroelectric thin film with an orientation. This object is effectively achieved by forming the bottom electrode with an orientation. It is known that the Pt bottom electrode formed on a Ti or TiN buffer layer on a silicon single crystal substrate tends to strongly orient in the (111) plane and the PZT also orients in the (111) plane under this influence. The orientation of Pt in the (111) plane depends on the crystal structure and lattice constant of Pt and Ti. The Pt—Pb intermetallic compound according to the present invention does not greatly differ from platinum in crystal structure and lattice constant; therefore, a bottom electrode made of it in place of platinum can be oriented mainly in the (111) plane when formed on the Ti buffer layer. As mentioned above, the difference in lattice constant between the Pt—Pb internetallic compound and PZT is smaller than that between Pt and PZT. Therefore, the PZT formed on the bottom electrode of Pt—Pb which orients mainly in the (111) plane has a higher orientation than the PZT formed on the bottom electrode of the Pt intermetallic compound. It is possible to effectively achieve the orientation of PZT if a laminate is formed on a silicon single-crystal substrate from a Ti buffer layer, a first bottom electrode layer of Pt, a second bottom electrode layer of Pt—Pb intermetallic compound, and a PZT ferroelectric thin film. In this case, the first bottom electrode layer of Pt certainly orients on the Ti buffer layer; therefore, the second bottom electrode of Pt—Pb intermetallic compound has a higher degree of orientation. Epitaxial growth on the oriented bottom electrode yields a high-quality ferroelectric thin film of PZT with high orientation and low stress at the interface. This leads to the outstanding polarizing characteristics. [0028]
  • On the other hand, if another layer (such as a diffusion barrier layer) is formed between the Ti buffer layer and the bottom electrode layer, the orientation of the Ti buffer layer does not transmit directly to the bottom electrode layer of Pt—Pb intermetallic compound or the first bottom electrode layer of Pt. Therefore, the bottom electrode does not have a high degree of orientation. In other words, the PZT ferroelectric thin film does not highly orient and hence does not have outstanding polarizing characteristics. [0029]
  • According to the present invention, the bottom electrode is composed of layers of the crystal structure of a face centered cubic lattice so as to achieve the desired orientation. In this way, the PZT ferroelectric thin film can be formed with an orientation. In addition, in order to enhance the orientation of the ferroelectric thin film, it is necessary to form a first layer of the bottom electrode and subsequently a second layer of the bottom electrode. The first layer is made of a metal having a face centered cubic lattice structure which certainly orients on the buffer layer. The second layer has the function of preventing diffusion and reducing interfacial stress. The second layer of the bottom electrode should be made of an alloy having a face centered cubic lattice structure or a crystal structure based on the face centered cubic lattice structure and also containing a metal element constituting the first layer of the bottom electrode. Moreover, the difference in lattice structure between the first layer and the second layer should be 3.5% or less. These conditions are necessary for the electrode as a whole to have a high degree of orientation and for the ferroelectric thin film to have a high degree of orientation. In addition, if the difference in lattice constant between the ferroelectric thin film and the bottom electrode is 1% or less, the orientation of the ferroelectric thin film is enhanced under the influence of the oriented atom arrangement in the bottom electrode. In this case, there is only a small strain in the interface between the bottom electrode and the ferroelectric thin film, and this effectively prevents deterioration due to repeated polarization and inversion. [0030]
  • As mentioned above, the present invention provides a ferroelectric capacitor which has a high degree of polarization and resists deterioration caused by repetitious switching.[0031]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a sectional view of a ferroelectric capacitor representing one example of the present invention. [0032]
  • FIG. 2 is a diagram showing how the ferroelectric capacitor in one example of the present invention deteriorates in polarization due to reducing heat treatment differently depending of the top electrode. [0033]
  • FIGS. [0034] 3(a), 3(b) and 3(c) are diagrams showing how the ferroelectric capacitor in one example of the present invention varies in hysteresis curve depending on the temperature of the reducing heat treatment.
  • FIG. 4 is a graph showing how the remanent polarization value before and after the reducing heat treatment varies depending on the Pb composition of the top electrode. [0035]
  • FIG. 5 is a graph showing how the value of coercive electric field in one example of the present invention depends on the Pb composition of the top electrode. [0036]
  • FIG. 6 is a graph showing how the film fatigue characteristics in one example of the present invention depends on the top electrode. [0037]
  • FIGS. [0038] 7(a) and 7(b) are graphs showing a hysteresis curve before and after the fatigue test in one example of the present invention.
  • FIGS. [0039] 8(1) and 8(2) are diagrams showing the XRD diffraction pattern in one example of the present invention.
  • FIG. 9 is a sectional view of a ferroelectric capacitor representing one example of the present invention. [0040]
  • FIG. 10 is a diagram showing the XRD diffraction pattern in one example of the present invention. [0041]
  • FIG. 11 is a diagram showing the lattice constant of the bottom electrode in one example of the present invention. [0042]
  • FIG. 12 is a schematic diagram showing the atom arrangement of the bottom electrode and ferroelectric thin film of the ferroelectric capacitor in one example of the present invention. [0043]
  • FIG. 13 is a sectional view of a ferroelectric capacitor representing one example of the present invention. [0044]
  • FIG. 14 is a sectional view of a ferroelectric capacitor representing one example of the present invention. [0045]
  • FIG. 15 is a phase diagram of the equilibrium state of the Pt—Pb binary system. [0046]
  • FIGS. [0047] 16(a), 16(b) and 16(c) are diagrams showing the crystal structure of Pt, Pt3Pb, and PZT.
  • FIG. 17 is a sectional view of a ferroelectric memory representing one example of the present invention. [0048]
  • FIG. 18 is a perspective diagram showing a semiconductor device representing one example of the present invention. [0049]
  • FIG. 19 a block diagram showing a system LSI representing one example of the present invention. [0050]
  • FIG. 20 a conceptual diagram showing a contactless IC card representing one example of the present invention.[0051]
  • BEST MODE FOR CARRYING OUT THE INVENTION
  • The invention will be described in more detail with reference to the accompanying drawings. Reference numerals are used in the drawings to denote the parts listed below. [0052] 11 : substrate, 15 : buffer layer, 16: bottom electrode, 17: upper layer, 20: bottom electrode of Pt—Pb intermetallic compound, 21: first layer of bottom electrode of Pt3Pb 23: second layer of bottom electrode of Pt3Pb, 25: top electrode of Pt—Pb intermetallic compound, 26: bottom electrode of Pt, 27: top electrode of Pt, 30: ferroelectric thin film of PZT, 40: first layer of top electrode of Pt3Pb, 44: second layer of top electrode of Pt, 61: Si substrate, 62: SiO2 layer, 67: source, 68 drain, 69 metal layer, 71: top electrode, 73: bottom electrode, 75: ferroelectric tuin film, 77: buffer layer, 79: substrate, 101: Pt atom, 102: Pb atom, 105; Ti or Zr atom, 110: oxygen atom, 210: contactless type IC card, 202: transmitting and receiving apparatus, 203: data exchange-apparatus, 204: microcomputer chip with built-in memory, 205 antenna coil, 206: ferroelectric memory element, 207 data.
  • EXAMPLE 1
  • FIG. 1 is a schematic sectional view of the ferroelectric capacitor according to the present invention. The [0053] substrate 11 is a silicon wafer substrate having an SiO2 layer formed by thermal oxidation. The buffer layer 15 is a Ti layer (200 Å thick) formed by sputtering, with the substrate heated at 300° C. The bottom electrode 26 is a Pt layer (1700 Å thick) formed by sputtering, with the substrate heated at 300° C.
  • The ferroelectric [0054] thin film 30 is a thin film (ca.2500 Å thick) formed by sputtering from PZT having a composition of Pb(Zr0.52Ti0.48)O3, with the substrate heated at 300° C. The substrate with deposited layers undergoes heat treatment for crystallization. This heat treatment is rapid thermal annealing (RTA) at 650° C. for 2 minutes in an atmospheric with a low oxygen concentration. It was found by X-ray diffraction that the resulting PZT film is highly oriented mostly in the (111) plane.
  • In this example, the [0055] top electrode 25 is formed by sputtering from the Pt—Pb intermetallic compound specified in the present invention. Sputtering was carried out using a binary sputtering apparatus capable of manipulating two targets of Pt and Pb simultaneously and controlling the sputtering speeds independently for the respective targets. The top electrode 25 is 1700 Å thick. Several top electrodes were prepared which vary in the Pb composition from 0 atom % to 40 atom % in order to find a range of Pb composition which is most effective in preventing deterioration due to hydrogen reduction. While the top electrode is being formed, the substrate was kept at room temperature or 300° C. The resulting top electrode film contains the phase of Pt3Pb intermetallic compound if Pb accounts for at least 10% in the Pb composition. (This was confirmed by XRD.) After the top electrode had been formed, the second annealing (oxygen heat treatment) was conducted in order to remove damages to the PZT thin film. In addition, in order to evaluate the characteristics of hydrogen deterioration, reducing heat treatment was conducted-in an atmosphere of He-3% DH2. Before and after ,this heat treatment, the ferroelectric capacitor was examined for a hysteresis curve (or polarization-voltage curve) characteristics.
  • FIG. 2 is a diagram showing how the value of remanent polarization varies depending on the temperature of reducing beat treatment in the case where the upper layer is made of Pt, Pt-25 atom % Pb, and Pt40 atom % Pb. In the case of the top electrode made of Pt (as a comparative example), the value of remanent polarization decreases when the temperature of reducing heat treatment exceeds 150° C., and it becomes almost null (or ferroelectric characteristics disappear) when the temperature of the reducing heat treatment exceeds 300° C. In the case of the top electrode made of Pt-25 atom % Pb or Pt40 atom % Pb, the polarizing characteristics remain almost intact even when the temperature of the reducing heat treatment exceeds 350° C. [0056]
  • FIGS. [0057] 3(a), 3(b) and 3(c) show hysteresis curves of the three top electrodes mentioned above. The top electrode of Pt (in the comparative example) gives an almost straight line after heat treatment at 300° C., as shown in FIG. 3(a). By contrast, the top electrode of Pt-25 atom % Pb or Pt40 atom % Pb does not greatly change in hysteresis characteristics after heat treatment at 300° C., as shown in FIG. 3(b) and 3(c). This result suggests that the top electrode of Pt—Pb according to the present invention is less subject to the platinum's catalytic action.
  • FIG. 4 shows the relation between the remanent polarization after reducing heat treatment at 250° C. for 10 minutes and the Pb composition of the top electrode made of Pt—Pb. The ordinate represents the normalized value of the remanent polarization determined before the top electrode undergoes reducing heat treatment. It is noted that hydrogen deterioration decreases as the amount of Pb increases in the Pt—Pb for the top electrode. The effect is conspicuous when the content of Pb is 10% or more. It is concluded, therefore, that the content of Pb in the Pt—Pb top electrode should preferably be 10% or more from the standpoint of resistance to reduction. [0058]
  • FIG. 5 shows how the ferroelectric capacitor in one example of the present invention varies in coercive electric field (Ec) depending on the Pb composition of the Pt—Pb top electrode. When a new material is employed as the upper electrode to prevent deterioration by hydrogen, there is a probability that the coercive electric field increases because of a work function problem between the new material and a ferroelectric material. As the coercive electric field increases, the voltage to bring about polarization also increases. This is not desirable when the ferroelectric capacitor is used as a memory. As compared with the conventional Pt top electrode, the Pt—Pb top electrode in this example does not greatly vary in coercive electric field even though its Pb content increases; it keeps an adequate value for memory driving. In FIG. 5, the □ mark denotes the value after oxygen treatment carried out to remove damage, and the ◯ mark denotes the value after reducing heat treatment in an atmosphere of He-3% H at 250° C. for 10 minutes. [0059]
  • FIG. 6 shows the result of evaluation of the fatigue characteristics of the ferroelectric capacitor in this example. The evaluation was carried out by switching cycles (5V, 500 kHz), and the remanent polarization Pr was observed. In FIG. 6, the  mark denotes the result of the Pt-25 atom % Pb (Pt[0060] 3Pb) top electrode in this example, and the ◯ mark denotes the result of the Pt top electrode in the comparative example. It is noted that as compared with the comparative sample, the sample in this example is less liable to deterioration in polarization characteristics due to repeated polarization and inversion and hence has better film fatigue characteristics.
  • FIGS. [0061] 7(a) and 7(b) show the hysteresis curves before and after the fatigue test. In the case of the Pt top electrode for comparison (in FIG. 7(a)), the value of remanent polarization decreases by nearly half after 1010 switching cycles. By contrast, in the case of the top electrode of Pt-25 atom % Pb (Pt3Pb) in this example (in FIG. 7(b)), the value of remanent polarization decreases only a little after 1010 switching cycles. This results from a decrease in strain in the interface between Pt3Pb and PZT. To show this, XRD analysis was conducted.
  • FIGS. [0062] 8(1) and 8(2) show the result of XRD analysis of the ferroelectric capacitor in this example. The diagram of FIG. 8(l) represents the result obtained after the top electrode of Pt-25 atom % Pb had been formed. The diagram of FIG. 8(2) represents the result obtained after oxygen treatment at 650° C. The top electrode analyzed is made of Pt3Pb intermetallic compound and is formed on the PZT highly orienting in the (111) plane. It orients mainly in the (111) plane. The results of XRD analysis give peaks due to (111) and (222) corresponding to the lattice constant of 404 Å and peaks due to (111) and (222) corresponding to the lattice constant of 3.91 Å. The former represents PZT and Pt3Pb, which have almost the same lattice constant. The latter represents Pt constituting the bottom electrode. This means that the top electrode of Pt3Pb has good lattice matching with PZT. The XRD pattern obtained after oxygen treatment has a tiny peak (in the region of 20=20−40°) indicating the presence of PbO. However, most of the top electrode retains the lattice constant and orientation of Pt3Pb. The fact that there is very little difference in lattice constant between the Pt3Pb top electrode and the PZT leads to reduction in strain in the interface (due to good matching) and improvement in film fatigue characteristics.
  • The foregoing demonstrates that the top electrode made of Pt—Pb intermetallic compound is scarcely subject to deterioration by hydrogen and hence contributes to provision of a ferroelectric capacitor having superior film fatigue characteristics. [0063]
  • In this example, a mention was made of sputtering as the method of forming the PZT film. Any other method than sputtering may be employed. For example, it is possible to use spin coating, spraying, misting, MOCVD, MBE, or laser vapor deposition (in which the raw material may be an organometallic compound or an acetate). [0064]
  • In this example, a mention was made of dual sputtering that employs two targets of Pt and Pb as the method of forming the layer of Pt—Pb intermetallic compound. Any other method than this may be employed. For example, it is possible to use vapor deposition by electron beams or laser beams. Alternatively, it is also possible to form the layer of Pt—Pb intermetallic compound by alternately laminating a Pt thin film and a Pb thin film, followed by heat treatment. Another alternative method is implantation of Pb ions in a high vacuum after or during the formation of the Pt layer or ion-beam deposition which directly laminates Pt ions and Pb ions in a high vacuum. [0065]
  • EXAMPLE 2
  • FIG. 9 is a schematic sectional view of the ferroelectric capacitor in this example. The [0066] substrate 11 and the buffer layer 15 are the same as those in Example 1. That is, the substrate 11 is a silicon wafer substrate having an SiO2 layer formed by thermal oxidation. The buffer layer 15 is a Ti layer (200 Å thick) formed by sputtering, with the substrate heated at 300° C. In this example, the bottom electrode 16 has a double layer structure, consisting of a first layer 21 of Pt and a second layer 21 of Pt3Pb intermetallic compound having the composition of Pt-25 atom % Pb. The first layer 21 (1000 Å thick) of the bottom electrode was formed by sputtering, with the substrate heated at 300° C. The second layer 23 (1000 Å thick) of the bottom electrode was formed by sputtering, with the substrate heated at 300° C. Sputtering was carried out using a dual sputtering apparatus capable of manipulating two targets of Pt and Pb simultaneously and controlling the sputtering speeds independently for the respective targets.
  • The ferroelectric [0067] thin film 30 is a thin film (ca. 1000 Å thick) formed by sputtering from PZT having a composition of Pb(Zr052Ti0.48)O3, with the substrate kept at room temperature. The substrate with deposited layers underwent heat treatment for crystallization. This heat treatment is rapid thermal annealing ETA) at 650° C. for 2 minutes in an atmosphere with a low oxygen concentration.
  • The [0068] top electrode 17 of double layer structure was formed. It is composed of a first layer 40 (adjacent to the ferroelectric layer) and a second layer 44. The first layer 40 (1000 Å thick) of the top electrode was formed from Pt3Pb in the same way as used for the second layer 23 of the bottom electrode. The second layer 44 (1000 Å) was formed from Pt by sputtering in the same way as used for the first layer 21 of the bottom electrode.
  • FIG. 10 shows the result of XRD analysis of the ferroelectric capacitor in this example. The XRD analysis was carried out before the ferroelectric [0069] thin film 30 was formed or in the stage in which the second layer of the bottom electrode had been formed from the Pt3Pb intermetallic compound. It is noted that the layer of Pt3Pb is strongly oriented in the (111) plane under the influence of the layer of Pt which orients mainly in the (111) plane. The lattice constant of Pt3Pb is 4.03-4.04 Å and the lattice constant of Pt is 3.91 Å.
  • FIG. 11 shows the lattice constant of the [0070] second layer 23 of the bottom electrode, with the Pb content being varied. Regardless of the Pb content, the second layer 23 of the bottom electrode, which is a layer of Pt3Pb intermetallic compound, has a lattice constant which is larger than that of the first layer 21 of the bottom electrode, which is a layer of Pt. The lattice constant of the former is close to that of the ferroelectric thin film of PZT. The lattice constant of the second layer 23 of the bottom electrode or the layer of Pt3Pb intermetallic compound is indicated by the mark ◯ if the layer is formed at room temperature and by the mark  if the layer is formed at 300° C. The lattice constant of the first layer 21 of the bottom electrode or the layer of Pt is indicated by the mark Δ if the layer is formed at room temperature and by the mark▾ if the layer is formed at 300° C. The hatched area in FIG. 11 denotes the values of lattice constant of the ferroelectric thin film of PZT.
  • After the ferroelectric [0071] thin film 30 had been formed and the heat treatment for crystallization had been finished, the sample was analyzed by X-ray diffractometry. It was found that the ferroelectric layer of PZT strongly orients in the (111) plane and has a lattice constant of 4.04 Å.
  • FIG. 12 is a schematic diagram showing the atom arrangement of the bottom electrode and ferroelectric thin film. All of the first layer (Pt) of the bottom electrode, the second layer (Pt[0072] 3Pb) of the bottom electrode, and the ferroelectric thin film of PZT strongly orient in the (111) plane, so that they take on the atom arrangement as shown in FIG. 12. In FIG. 12, the atom arrangement in each layer in the (111) plane is schematically shown. In this figure, 110 represents an oxygen atom, 102 represents a Pb atom, and 101 represents a Pt atom.
  • In this example, Pt, Pt[0073] 3Pb, and PZT have a lattice constant of 3.91 Å, 4.04 Å, and 4.04 Å, respectively. Therefore, they have a closest interatomic distance of 2.76 Å, 2.85 Å, and 2.85 Å, respectively, in the (111) plane. Since the difference in lattice constant between Pt and PZT is about 3.9%, a stress due to this difference occurs in the interface if PZT is formed directly on the bottom electrode of Pt. This stress in the interface is a cause for deterioration of the ferroelectric characteristics. On the other hand, there is substantially no difference in lattice constant between Pt3Pb and PZT; therefore, no stress occurs in the interface if the electrode in direct contact with PZT is formed from Pt3Pb as in this example.
  • Also, since the first layer of the top electrode is formed from Pt[0074] 3Pb, it is possible to prevent the polarizing characteristics from being deteriorated by hydrogen, as demonstrated in Example 1. In addition, the fact that the lattice strain is relieved in the upper and lower interfaces of the ferroelectric thin film greatly improves the fatigue characteristics, as in the case of Example 1.
  • In this example, the top electrode has a bi-layer structure, with the first layer being Pt[0075] 3Pb and the second layer being Pt. Forming the second layer of the top electrode from Pt produces the following effect. The top electrode is formed by etching after the film for the top electrode has been formed. During etching, the film of Pt3Pb may be degraded and contact between the top electrode and wiring may be deteriorated by halogen gas and resist material used for etching. The second layer of the top electrode formed from Pt protects Pt3Pb and prevents the film morphology from being deteriorated in the etching step and the ashing step that follows resist removal. In this example the second layer of the top electrode is formed from Pt; however, it may also be formed from any of W, Ta, Ir, Ru, Pd, Ni, and Cu, with the effect remaining the same.
  • This Pt[0076] 3Pb prevents Pb from diffusing from PZT to the electrode during heat treatment for PZT crystallization. Owing to the effect of preventing Pb diffusion, together with the above-mentioned effects of reducing strain in the interface and producing a strong orientation, it is possible to prevent a degraded layer from occurring near the interface of the electrode. (This degraded layer is a cause for deterioration of polarizing characteristics.) For this reason, the ferroelectric layer of PZT can be made as thin as 800 Å in this example. This thin ferroelectric layer of PZT permits a memory to be driven at a lower voltage. In addition, the effect of preventing deterioration by hydrogen reduction protects the characteristics from being deteriorated in the interconnect process which evolves hydrogen. Therefore, the ferroelectric capacitor can be mounted on the logic having a multilevel interconnect structure.
  • Because of the above-mentioned effects, the ferroelectric capacitor in this example retains a low value of coercive electric field (Ec) and a large value of remanent polarization (Pr), which is less subject to deterioration by processing. The ferroelectric capacitor helps to realize a memory that can be driven, at a low voltage. In addition, the ferroelectric capacitor scarcely decreases in Pr even after plural switching cycles. [0077]
  • The ferroelectric capacitor mentioned above can be used as a non-volatile ferroelectric memory. It can also be used as a DRAM capacitor that utilizes a high dielectric characteristic. [0078]
  • EXAMPLE 3
  • FIG. 13 is a sectional view of the ferroelectric capacitor in this example. It is composed of a [0079] top electrode 25, a ferroelectric thin film 30, a bottom electrode 20, a buffer layer 15, and a substrate 11.
  • The [0080] substrate 11 is a silicon wafer substrate having an SIO2 layer formed by thermal oxidation. The buffer layer 15 is a Ti layer (200 Å thick) formed by sputtering, with the substrate heated at 300° C. On the buffer layer 15, there was formed by sputtering a bottom electrode 20 in the form of a thin film (1000 Å thick) of Pt—Pb intermetallic compound. This sputtering employs a sintered body of Pt-15 atom % Pb as the target. During sputtering, the substrate was heated at 300° C. The results of X-ray diffractometry indicate that the thin film of Pt—Pb intermetallic compound has a face centered cubic structure, with a lattice constant of 4.04 Å, and strongly orients in the (111) plane.
  • The ferroelectric [0081] thin film 30 is a thin film (ca. 1200 Å thick) formed by sputtering from PZT having a composition of Pb(Zr0.52Ti0.48)O3, with the substrate kept in the range from room temperature to 450° C. The substrate with deposited layers underwent heat treatment for crystallization. This heat treatment consisted of rapid thermal annealing (RTA) at 650° C. for 2 minutes in an atmosphere of oxygen. The top electrode 25 (1000 Å thick) was formed from Pt—Pb intermetallic compound in the same way as for the bottom electrode 20.
  • The resulting ferroelectric capacitor was examined by TEM-EDX analysis, SIMS analysis, and ICP analysis. It was found that there is very little diffusion of Pb from the PZT thin film into the top and bottom electrodes. It was also found that the PZT film has the desired composition and the PZT film is free from a degraded layer. It was also found that the upper and bottom electrodes are formed from the intermetallic compound of Pt[0082] 3Pb having a L1 2 crystal structure. In this example, both the top electrode layer and the bottom electrode layer are entirely composed of the intermetallic compound. However, there may be an instance in which crystalline particles of intermetallic compound exist in part of the electrode layer. The same effect as mentioned above is also produced in this case. Therefore, this case is also within the scope of the present invention. Moreover, the results of X-ray diffractometry indicate that the PZT thin film strongly orients in the (111) plane. The reason for this is that the bottom electrode orients in the (111) plane and its lattice constant is close to that of PZT, so that epitaxial growth occurs. The lattice constant of the intermetallic compound (Pt3Pb) obtained by X-ray diffractometry (peak positions) and electron beam diffraction is larger than that of Pt alone; and it is very close to that of PZT. This is evidenced by the fact that lattice strain is relieved in the interface of the bottom electrode and stress in the interface is suppressed. Since the top electrode is made of the intermetallic compound of Pt3Pb, the ferroelectric capacitor has a small stress in the interface of the top electrode and has good hydrogen resistance characteristics, which is an issue when the protective insulating film is formed afterwards.
  • Owing to the effects mentioned above, the ferroelectric capacitor in this example retains a low level of coercive electric field (Ec) and keeps a high level of remanent polarization (Pr). It scarcely decreases in Pr even after plural switching cycles. [0083]
  • EXAMPLE 4
  • FIG. 14 is a sectional view of the ferroelectric capacitor in this example. [0084]
  • The [0085] substrate 11 and the buffer layer 15 are the same as those in Examples 1 to 3. In this example, the buffer layer is formed first, and then the Pt layer (1000 Å thick) is formed in the same manner as in Example 2. Subsequently, the Pb layer (1000 521 thick) is formed by sputtering. The PZT film (1200 Å thick) is formed in the same way as in Example 1. Finally, heat treatment (RTA) for crystallization is carried out in oxygen at 650° C. for 2 minutes. During sputtering to form the Pt layer, the Pb layer, and the PZT layer, the substrate is kept at a constant temperature of 300° C. During the heat treatment for crystallization, Pb diffuses into the Pt layer. The bottom electrode 16 of double layer structure is formed as shown in FIG. 14. It is composed of a first layer 21 of Pt and a second layer 23 of Pt3Pb intermetallic compound. Then, the top electrode 27, which is a Pt layer (1000 Å thick), is formed by sputtering. Thus, there is obtained a desired ferroelectric capacitor.
  • After the [0086] bottom electrode 16 and the PZT ferroelectric thin film 30 had been formed, the sample was examined by X-ray diffractometry. It was found that they strongly orient in the (111) plane. This is because the Pt layer orients under the influence of the orientation of the Ti buffer layer 15 and the Pt layer was formed directly on the Ti buffer layer without an interlayer between them. If there exists an interlayer of another substance between the Ti buffer layer and the Pt layer, then both the bottom electrode 16 and the ferroelectric 30 will not strongly orient.
  • Owing to the effects mentioned above, the ferroelectric capacitor in this example retains a low level of coercive electric field (Ec) and keeps a high level of remanent polarization (Pr). It scarcely decreases in Pr even after plural switching cycles. [0087]
  • EXAMPLE 5
  • FIG. 17 is a schematic sectional view of the ferroelectric memory cell in this example. [0088]
  • This memory cell is produced in the following manner. On a [0089] silicon substrate 61, there are formed a source 67 and a drain 68. On this substrate, there is formed an SiO2 layer 62 (250 Å thick) by oxidation. At the center of the substrate, there is formed a convex Si0 2 film by patterning through a mask. On this SiO2 film, there is formed a polycrystalline silicon layer (4500 Å thick) by CVD. On the entire surface, there is formed an SiO2 layer 62 (250 Å thick) by oxidation. Thus, there is obtained a MOS transistor. The capacitor corresponding to this semiconductor MOS is formed in the following manner. First, a Ti buffer layer 15 (2000 Å thick) is formed by beating at 300° C. On this buffer layer, there is formed a ferroelectric capacitor of the same structure as that produced in the foregoing Example. It is composed of a bottom electrode 20 of Pt3Pb, a ferroelectric thin film 30 of PZT, and a top electrode 25 of Pt3Pb. Thus, there is obtained a desired ferroelectric memory cell. The drain 68 is connected to the top electrode of Pt3Pb through a conductor 171 of aluminum or the like. (This is schematically shown in FIG. 17.) In some cases, the drain 68 may be connected to the bottom electrode of Pt3Pb through a conductor 171 of aluminum or the like. In this way, there is formed a ferroelectric memory cell of so-called 1-MOS 1-capacitor type.
  • The thus obtained ferroelectric memory cell gives a remanent polarization, with a polarity in the direction of voltage application, when a voltage greater than the coercive electric field is applied from the upper (or lower) electrode to the lower (or upper) electrode of the ferroelectric capacitor. If the direction of the remanent polarization is made to correspond to the state of “0” or “1”, it is possible to perform writing to the memory. Also, it is possible to read out “1” or “0” by detecting the change in capacity of an accumulated charge as the hysteresis characteristics of the ferroelectric layer that is obtained by application of a voltage greater than the coercive electric field. The ferroelectric memory cell has a capacitor in which the electrode is made of the specific materials of the present invention. Therefore, the ferroelectric memory cell has a high level of polarization and deteriorates very little after repeated use. [0090]
  • In this example, a mention is made of a case in which the ferroelectric capacitor is used as the capacitor of a semiconductor MOS. The same effect as mentioned above will be produced also in the ferroelectric memory constructed such that the ferroelectric capacitor is formed on the gate of a semiconductor field effect transistor. [0091]
  • EXAMPLE 6
  • FIG. 18 is a schematic diagram showing the semiconductor device provided with the ferroelectric memory cell in this example. The semiconductor device has ferroelectric capacitors (shown in Example 1) arranged two-dimensionally such that the [0092] bottom electrodes 73 a, 73 b, 74 c, . . . and the top electrodes 71 a, 7lb, 71 c, . . . intersect at right angles. As in Example 1, each capacitor is composed of upper and bottom electrodes of Pt—Pb intermetallic compound and the ferroelectric thin film 75 of PZT. A Ti buffer layer 77 is formed between the substrate 79 and the bottom electrodes 73 a, 73 b, . . .
  • Of the twodimensionally arranged ferroelectric capacitors, one cell is selected by selecting one from the top electrodes and one from the bottom electrodes by means of the access circuit. One transistor (not shown) near the capacitor is driven so as to apply a voltage for writing or reading. The memory cell functions in this way. [0093]
  • EXAMPLE 7
  • FIG. 19 a conceptual diagram showing a system LSI provided with the ferroelectric memory cell in this example. One-chip logic is composed of an [0094] external interface 301, a CPU 302, and a ferroelectric memory 303. The CPU 302 is composed of an address unit 305, an execution unit 306, an order unit 307, and a bus unit 308. The CPU 302 exchanges information with the ferroelectric memory 303 through the bus unit 308. The system LSI exchanges data with an external information machine (not shown) through the external interface 301. Date communications may be accomplished through interconnects or by electric wave or infrared rays without interconnects. The ferroelectric memory 303 previously required a ROM (to store programs) and a RAM (to write and read data randomly). Conventionally, the ROM is a EPROM and the RAM is a DRAM. In other words, more than one kind of memory is required. By contrast, in this example, the ferroelectric memory 303 alone constitutes the necessary unit. The ferroelectric memory is non-volatile and is capable of high-speed writing and reading. Therefore, it functions as both a ROM and a RAM. Constituting the memory unit with the ferroelectric memory alone makes it possible to allocate the region for the ROM and the RAM as desired. This ferroelectric memory element has the capacitor structure as shown in Example 1. It has the top electrode of Pt3Pb; therefore, it is scarcely subject to deterioration by hydrogen and is superior in film fatigue characteristics. Even though the interconnect process is repeated twice or more after the ferroelectric capacitor has been formed, the resulting ferroelectric memory in the system LSI does not deteriorate in polarizing characteristics.
  • EXAMPLE 8
  • FIG. 20 a conceptual diagram showing a contactless type IC card provided with the ferroelectric memory cell in this example. The contactless [0095] type IC card 201 is composed of a transmitting and receiving device 202, a microcomputer chip with built-in memory 204, and an antenna coil 205. The antenna coil 205 receives electric waves (containing data 207) sent from an external data conversion unit 203. The received electric waves are converted into a voltage, which in turn drives the microcomputer chip 204 through the transmitting and receiving unit 202. The data 207 is sent to the external data conversion unit 203 in the opposite direction. The microcomputer chip 204 is provided with the ferroelectric memory unit 206 of the present invention. In this example, the ferroelectric memory element 206 is one in which the ferroelectric thin film of PZT has a thickness of 1000 Å or less, so that it can be driven at a lower voltage.
  • As mentioned above, if the top electrode is made of a Pt—Pb intermetallic compound, it is possible to protect PZT from being deteriorated by hydrogen. Therefore, it is possible to provide a ferroelectric memory which is not subject to deterioration in polarizing characteristics. It is also possible to provide a ferroelectric memory which has a low strain in the interface between the PZT and the electrode and which is less subject to deterioration due to repeated polarization and inversion. Also, if the bottom electrode is made of a Pt—Pb intermetallic compound, it is possible to greatly reduce the diffusion of Pb from PZT to the electrode and hence it is possible to prevent the formation of a degraded layer in the ferroelectric thin film. As in the case of the top electrode, it is possible to form an interface which is almost free from strain. Therefore, it is possible to form PZT with high orientation which is less vulnerable to deterioration due to plural switching cycles. Thus, it is possible to provide a ferroelectric memory having superior polarizing characteristics. [0096]
  • According to the present invention, it is possible to prevent the formation of a degraded layer in the ferroelectric thin film of the ferroelectric memory. Also, according to the present invention, it is possible to provide an electrode material which lowers stress in the interface between the ferroelectric thin film and the electrode. Further, according to the present invention, it is possible to produce a ferroelectric memory which has a high level of polarization and is less vulnerable to deterioration due to repeated use. [0097]
  • The present invention can be applied to a ferroelectric memory, particularly a non-volatile ferroelectric memory (FeRAM), a system LSI provided with a non-volatile memory, a semiconductor device typified by a DRAM in which the ferroelectric is used as a capacitor, and electronic machines and equipment, such as an IC card, which is provided with said devices. [0098]

Claims (19)

1. A ferroelectric capacitor of the type having a top electrode, a ferroelectric thin film, and a bottom electrode, characterized in that said ferroelectric thin film is a perovskite-type oxide containing a metal element and said top electrode contains an intermetallic compound composed of said metal element and a noble metal.
2. A ferroelectric capacitor of the type having a top electrode, a ferroelectric thin film, and a bottom electrode, characterized in that said ferroelectric thin film is a perovskite-type oxide containing a metal element and said top electrode and bottom electrode contain an intermetallic compound composed of said metal element and a noble metal.
3. A ferroelectric capacitor of the type having a top electrode, a ferroelectric thin film, and a bottom electrode, characterized in that said ferroelectric thin film is a perovskite-type oxide containing a metal element, and at least either of said top electrode or said bottom electrode has a multilayer structure formed by sequentially laminating a layer containing an intermetallic compound composed of said metal element and a noble metal and a layer of said noble metal, the former being adjacent to the interface of the ferroelectric thin film.
4. A ferroelectric capacitor of the type having a substrate, a buffer layer, a bottom electrode, and a ferroelectric thin film, which are sequentially laminated, characterized in that said buffer layer is made of a transition metal or a nitride thereof, said ferroelectric thin film is made of a perovskite-type oxide containing a metal element, and said bottom electrode contains an intermetallic compound composed of said metal element and a noble metal.
5. A ferroelectric capacitor as defined in claim 4, in which said noble metal is Pt, said intermetallic compound is one which is composed of Pb and Pt, with the Pb content being 50 atom % or less, and said transition metal is Ti.
6. A ferroelectric capacitor of the type having a top electrode, a ferroelectric thin film, and a bottom electrode, characterized in that said ferroelectric thin film is made of a perovskite-type oxide containing a metal element and said top electrode is made of a substance composed of Pt and Pb in the range of 10 atom % to 50 atom %.
7. A ferroelectric capacitor as defined in any of claims 1 to 6, in which said intermetallic compound is one which has a L1 2 type crystal structure represented by the composition formula of Pt3Pb.
8. A ferroelectric capacitor as defined in any of claims 1 to 6, in which said intermetallic compound is one which has a crystal structure based on a face centered cubic lattice.
9. A ferroelectric capacitor as defined in any of claims 1 to 6, in which said bottom electrode has a crystal structure based on a face centered cubic lattice and orients mainly in the (111) plane, (100) plane, or (110) plane.
10. A ferroelectric capacitor as defined in any of claims 1 to 6, in which both said ferroelectric thin film and said bottom electrode orient mainly in the (111) plane, (100) plane, or (110) plane.
11. A ferroelectric capacitor of the type having a top electrode, a ferroelectric thin film, and a bottom electrode, characterized in that said bottom electrode is of double layer structure composed of a first layer of metal having a face centered cubic lattice and a second layer of an alloy containing said metal, and the difference in lattice constant between said first layer and said second layer is 3.5% or less.
12. A ferroelectric capacitor of the type having a top electrode, a ferroelectric thin film, and a bottom electrode, characterized in that at least either of said top electrode or said bottom electrode has the basic structure of a face centered cubic lattice, and the difference in lattice constant between said bottom electrode and said ferroelectric thin film is 1% or less.
13. A ferroelectric capacitor of the type having a top electrode, a ferroelectric thin film, and a bottom electrode, characterized in that at least either of said top electrode or said bottom electrode has the basic structure of a face centered cubic lattice, and the difference in lattice constant between said bottom electrode and said ferroelectric thin film is 1% or less.
14. A ferroelectric capacitor as defined in any of claims 1 to 6, in which said ferroelectric thin film has a thickness of 1000 Å or less.
15. A ferroelectric memory cell in which the ferroelectric capacitor defined in any of claims 1 to 14 is formed on the gate of a semiconductor field effect transistor.
16. A ferroelectric memory cell in which the ferroelectric capacitor defined in any of claims 1 to 14 is formed as the capacitor of the semiconductor MOS part.
17. A semiconductor device which has the ferroelectric memory cell defined in claim 15 or 16.
18. A system LSI which has the ferroelectric memory cell defined in claim 15 or 16.
19. An IC card which has the ferroelectric memory cell defined in claim 15 or 16.
US10/229,075 1998-09-22 2002-08-28 Ferroelectric capacitor and semiconductor device Abandoned US20030001189A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/229,075 US20030001189A1 (en) 2000-02-24 2002-08-28 Ferroelectric capacitor and semiconductor device
US10/681,173 US6917065B2 (en) 1998-09-22 2003-10-09 Ferroelectric capacitor and semiconductor device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US48623300A 2000-02-24 2000-02-24
US10/229,075 US20030001189A1 (en) 2000-02-24 2002-08-28 Ferroelectric capacitor and semiconductor device

Related Parent Applications (3)

Application Number Title Priority Date Filing Date
US09486233 Continuation 1998-09-22
PCT/JP1998/004259 Continuation WO2000017929A1 (en) 1998-09-22 1998-09-22 Ferroelectric device and semiconductor device
US48623300A Continuation 1998-09-22 2000-02-24

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/681,173 Continuation US6917065B2 (en) 1998-09-22 2003-10-09 Ferroelectric capacitor and semiconductor device

Publications (1)

Publication Number Publication Date
US20030001189A1 true US20030001189A1 (en) 2003-01-02

Family

ID=23931103

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/229,075 Abandoned US20030001189A1 (en) 1998-09-22 2002-08-28 Ferroelectric capacitor and semiconductor device
US10/681,173 Expired - Fee Related US6917065B2 (en) 1998-09-22 2003-10-09 Ferroelectric capacitor and semiconductor device

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/681,173 Expired - Fee Related US6917065B2 (en) 1998-09-22 2003-10-09 Ferroelectric capacitor and semiconductor device

Country Status (1)

Country Link
US (2) US20030001189A1 (en)

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6656748B2 (en) * 2002-01-31 2003-12-02 Texas Instruments Incorporated FeRAM capacitor post stack etch clean/repair
US6720599B2 (en) * 2001-03-26 2004-04-13 Seiko Epson Corporation Ferroelectric memory and electronic apparatus
US20040232430A1 (en) * 2001-08-14 2004-11-25 Motorola, Inc. Structure and method for fabricating semiconductor structures and devices for detecting an object
US20100301429A1 (en) * 2009-05-29 2010-12-02 Renesas Technology Corp. Semiconductor device and method of manufacturing the same
US9159829B1 (en) * 2014-10-07 2015-10-13 Micron Technology, Inc. Recessed transistors containing ferroelectric material
US20170040527A1 (en) * 2015-08-04 2017-02-09 Seiko Epson Corporation Piezoelectric element, probe, ultrasonic measurement device, electronic apparatus, polarization processing method, and initialization device
US9673203B2 (en) 2015-02-17 2017-06-06 Micron Technology, Inc. Memory cells
US9761715B2 (en) 2014-04-24 2017-09-12 Micron Technology, Inc. Ferroelectric field effect transistors, pluralities of ferroelectric field effect transistors arrayed in row lines and column lines, and methods of forming a plurality of ferroelectric field effect transistors
US9853211B2 (en) 2015-07-24 2017-12-26 Micron Technology, Inc. Array of cross point memory cells individually comprising a select device and a programmable device
US10074662B2 (en) 2014-06-16 2018-09-11 Micron Technology, Inc. Memory cell and an array of memory cells
US10134982B2 (en) 2015-07-24 2018-11-20 Micron Technology, Inc. Array of cross point memory cells
US10153299B2 (en) 2013-08-12 2018-12-11 Micron Technology, Inc. Vertical ferroelectric field effect transistor constructions, constructions comprising a pair of vertical ferroelectric field effect transistors, vertical strings of ferroelectric field effect transistors, and vertical strings of laterally opposing pairs of vertical ferroelectric field effect transistors
US10396145B2 (en) 2017-01-12 2019-08-27 Micron Technology, Inc. Memory cells comprising ferroelectric material and including current leakage paths having different total resistances
US11170834B2 (en) 2019-07-10 2021-11-09 Micron Technology, Inc. Memory cells and methods of forming a capacitor including current leakage paths having different total resistances
US20230163216A1 (en) * 2019-04-08 2023-05-25 Kepler Computing Inc. Doped polar layers and semiconductor device incorporating same

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002076293A (en) * 2000-09-01 2002-03-15 Matsushita Electric Ind Co Ltd Method for manufacturing capacitor and semiconductor device
JPWO2004066388A1 (en) * 2003-01-17 2006-05-18 富士通株式会社 Ferroelectric capacitor and manufacturing method thereof
JP5010121B2 (en) * 2005-08-17 2012-08-29 セイコーエプソン株式会社 Manufacturing method of semiconductor device
US20100000673A1 (en) * 2006-08-02 2010-01-07 Ulvac, Inc. Film forming method and film forming apparatus
KR20090028030A (en) * 2007-09-13 2009-03-18 삼성전자주식회사 Semiconductor device and fabricating method thereof
JP2009117768A (en) * 2007-11-09 2009-05-28 Toshiba Corp Semiconductor memory device and method of manufacturing the same
US9224878B2 (en) * 2012-12-27 2015-12-29 Intermolecular, Inc. High work function, manufacturable top electrode

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3412051B2 (en) * 1993-05-14 2003-06-03 日本テキサス・インスツルメンツ株式会社 Capacitor
US5793600A (en) 1994-05-16 1998-08-11 Texas Instruments Incorporated Method for forming high dielectric capacitor electrode structure and semiconductor memory devices
JP3504046B2 (en) 1995-12-05 2004-03-08 株式会社ルネサステクノロジ Method for manufacturing semiconductor device
US6340621B1 (en) 1996-10-30 2002-01-22 The Research Foundation Of State University Of New York Thin film capacitor and method of manufacture
US6396092B1 (en) * 1997-03-27 2002-05-28 Hitachi, Ltd. Semiconductor device and method for manufacturing the same
JPH11195768A (en) 1997-10-22 1999-07-21 Fujitsu Ltd Electronic device including perovskite-type oxide film, manufacture thereof and ferroelectric capacitor
US6462931B1 (en) * 1997-10-23 2002-10-08 Texas Instruments Incorporated High-dielectric constant capacitor and memory
CN1181217C (en) 1997-11-21 2004-12-22 三星电子株式会社 Method for forming PZT thin film using seed layer
US6320213B1 (en) 1997-12-19 2001-11-20 Advanced Technology Materials, Inc. Diffusion barriers between noble metal electrodes and metallization layers, and integrated circuit and semiconductor devices comprising same
JP3594787B2 (en) 1998-02-03 2004-12-02 富士通株式会社 Semiconductor device and manufacturing method thereof
JP3482883B2 (en) 1998-08-24 2004-01-06 株式会社村田製作所 Ferroelectric thin film element and method of manufacturing the same
JP3249496B2 (en) 1998-11-10 2002-01-21 株式会社東芝 Semiconductor device and method of manufacturing semiconductor device
JP3211809B2 (en) 1999-04-23 2001-09-25 ソニー株式会社 Semiconductor storage device and method of manufacturing the same
US6420740B1 (en) 1999-05-24 2002-07-16 Sharp Laboratories Of America, Inc. Lead germanate ferroelectric structure with multi-layered electrode

Cited By (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6720599B2 (en) * 2001-03-26 2004-04-13 Seiko Epson Corporation Ferroelectric memory and electronic apparatus
US20040232430A1 (en) * 2001-08-14 2004-11-25 Motorola, Inc. Structure and method for fabricating semiconductor structures and devices for detecting an object
US7161227B2 (en) * 2001-08-14 2007-01-09 Motorola, Inc. Structure and method for fabricating semiconductor structures and devices for detecting an object
US6656748B2 (en) * 2002-01-31 2003-12-02 Texas Instruments Incorporated FeRAM capacitor post stack etch clean/repair
US20100301429A1 (en) * 2009-05-29 2010-12-02 Renesas Technology Corp. Semiconductor device and method of manufacturing the same
US10153299B2 (en) 2013-08-12 2018-12-11 Micron Technology, Inc. Vertical ferroelectric field effect transistor constructions, constructions comprising a pair of vertical ferroelectric field effect transistors, vertical strings of ferroelectric field effect transistors, and vertical strings of laterally opposing pairs of vertical ferroelectric field effect transistors
US9761715B2 (en) 2014-04-24 2017-09-12 Micron Technology, Inc. Ferroelectric field effect transistors, pluralities of ferroelectric field effect transistors arrayed in row lines and column lines, and methods of forming a plurality of ferroelectric field effect transistors
US10074662B2 (en) 2014-06-16 2018-09-11 Micron Technology, Inc. Memory cell and an array of memory cells
US9608111B2 (en) 2014-10-07 2017-03-28 Micro Technology, Inc. Recessed transistors containing ferroelectric material
US10784374B2 (en) 2014-10-07 2020-09-22 Micron Technology, Inc. Recessed transistors containing ferroelectric material
US10026836B2 (en) 2014-10-07 2018-07-17 Micron Technology, Inc. Recessed transistors containing ferroelectric material
US9159829B1 (en) * 2014-10-07 2015-10-13 Micron Technology, Inc. Recessed transistors containing ferroelectric material
US11706929B2 (en) 2015-02-17 2023-07-18 Micron Technology, Inc. Memory cells
US9673203B2 (en) 2015-02-17 2017-06-06 Micron Technology, Inc. Memory cells
US11244951B2 (en) 2015-02-17 2022-02-08 Micron Technology, Inc. Memory cells
US11393978B2 (en) 2015-07-24 2022-07-19 Micron Technology, Inc. Array of cross point memory cells
US9853211B2 (en) 2015-07-24 2017-12-26 Micron Technology, Inc. Array of cross point memory cells individually comprising a select device and a programmable device
US10134982B2 (en) 2015-07-24 2018-11-20 Micron Technology, Inc. Array of cross point memory cells
US20170040527A1 (en) * 2015-08-04 2017-02-09 Seiko Epson Corporation Piezoelectric element, probe, ultrasonic measurement device, electronic apparatus, polarization processing method, and initialization device
US10396145B2 (en) 2017-01-12 2019-08-27 Micron Technology, Inc. Memory cells comprising ferroelectric material and including current leakage paths having different total resistances
US11757043B2 (en) 2019-04-08 2023-09-12 Kepler Computing Inc. Doped polar layers and semiconductor device incorporating same
US20230163216A1 (en) * 2019-04-08 2023-05-25 Kepler Computing Inc. Doped polar layers and semiconductor device incorporating same
US11848386B2 (en) 2019-04-08 2023-12-19 Kepler Computing Inc. B-site doped perovskite layers and semiconductor device incorporating same
US11888066B2 (en) * 2019-04-08 2024-01-30 Kepler Computing Inc. Doped polar layers and semiconductor device incorporating same
US11888067B2 (en) 2019-04-08 2024-01-30 Kepler Computing Inc. B-site doped perovskite layers and semiconductor device incorporating same
US11908943B2 (en) 2019-04-08 2024-02-20 Kepler Computing Inc. Manganese-doped perovskite layers and semiconductor device incorporating same
US11916149B2 (en) 2019-04-08 2024-02-27 Kepler Computing Inc. Doped polar layers and semiconductor device incorporating same
US11949018B2 (en) 2019-04-08 2024-04-02 Kepler Computing Inc. Doped polar layers and semiconductor device incorporating same
US11949017B2 (en) 2019-04-08 2024-04-02 Kepler Computing Inc. Doped polar layers and semiconductor device incorporating same
US11170834B2 (en) 2019-07-10 2021-11-09 Micron Technology, Inc. Memory cells and methods of forming a capacitor including current leakage paths having different total resistances

Also Published As

Publication number Publication date
US6917065B2 (en) 2005-07-12
US20040075126A1 (en) 2004-04-22

Similar Documents

Publication Publication Date Title
US6917065B2 (en) Ferroelectric capacitor and semiconductor device
US6225656B1 (en) Ferroelectric integrated circuit with protective layer incorporating oxygen and method for fabricating same
US5471363A (en) Ferroelectric capacitive element
US6351006B1 (en) Ferroelectric capacitor with means to prevent deterioration
JP3452763B2 (en) Semiconductor storage device and method of manufacturing semiconductor storage device
JP3190896B2 (en) Manufacturing method of ferroelectric integrated circuit
EP1117132A1 (en) Ferroelectric device and semiconductor device
US6365927B1 (en) Ferroelectric integrated circuit having hydrogen barrier layer
JP4578774B2 (en) Method for manufacturing ferroelectric capacitor
JP4884104B2 (en) Semiconductor device including capacitor and manufacturing method thereof
US20030102531A1 (en) Stacked memory cell and process of fabricating same
JPH11307734A (en) Manufacturing ferroelectric integrated circuit and manufacture thereof
US20120034712A1 (en) Semiconductor device and method of manufacturing the same
EP1114443A1 (en) Voltage-cycling recovery of process-damaged ferroelectric films
US6743643B2 (en) Stacked memory cell having diffusion barriers
KR100334354B1 (en) Method for fabricating ferroelectric integrated circuits
US7514272B2 (en) Method of manufacturing ferroelectric memory device
US6649468B2 (en) Method for fabricating a microelectronic component
US6483691B1 (en) Capacitor and method for manufacturing the same
JP2000040799A (en) Semiconductor device and manufacture thereof
JPH11243179A (en) Ferroelectric memory and packaging method thereof
US7220598B1 (en) Method of making ferroelectric thin film having a randomly oriented layer and spherical crystal conductor structure
JP4954614B2 (en) Method for manufacturing ferroelectric memory device
JP2003318369A (en) Semiconductor device and method of manufacturing the same
JPH11307733A (en) Manufacturing ferroelectric integrated circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: RENESAS TECHNOLOGY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HITACHI, LTD.;REEL/FRAME:014569/0585

Effective date: 20030912

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION