US20020168797A1 - Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures - Google Patents

Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures Download PDF

Info

Publication number
US20020168797A1
US20020168797A1 US10/095,561 US9556102A US2002168797A1 US 20020168797 A1 US20020168797 A1 US 20020168797A1 US 9556102 A US9556102 A US 9556102A US 2002168797 A1 US2002168797 A1 US 2002168797A1
Authority
US
United States
Prior art keywords
substrate
encapsulant
chip
semiconductor chip
pads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/095,561
Inventor
Thomas Distefano
Joseph Fjelstad
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/246,113 external-priority patent/US5663106A/en
Priority claimed from US08/610,610 external-priority patent/US5834339A/en
Priority claimed from US08/726,697 external-priority patent/US5776796A/en
Priority claimed from US09/067,310 external-priority patent/US6232152B1/en
Application filed by Individual filed Critical Individual
Priority to US10/095,561 priority Critical patent/US20020168797A1/en
Publication of US20020168797A1 publication Critical patent/US20020168797A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49572—Lead-frames or other flat leads consisting of thin flexible metallic tape with or without a film carrier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/11001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/11003—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the bump preform
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present invention relates generally to a method of encapsulating a semiconductor package assembly or an array of such semiconductor package assemblies typically arranged on a supporting panel, while protecting the package's exposed terminals.
  • the compliant layer is formed by stenciling a thermoset resin onto the chip carrier and then curing the resin. Next, additional resin is applied to the exposed surface of the cured layer, this additional resin is partially cured, and the resulting tacky adhesive surface was used to bond the elastomeric layer to the chip and chip carrier. Once attached, the entire structure is heated and fully cured. The leads are then bonded to respective chip contacts. An encapsulant material is then disposed under and around the leads from the terminal side of the assembly. This process amounts to very carefully depositing a controlled amount of encapsulant on the periphery of the contact surface of the chip from the terminal side of the assembly, building layer upon layer of encapsulant until the leads are fully encapsulated.
  • the encapsulant is held in place by the surface tension of the encapsulant material between the dielectric layer and the contact-bearing surface of the chip.
  • the encapsulant material may creep on to the exposed surface of the dielectric layer potentially contaminating the terminals and also overcoming the surface tension of the encapsulant further causing the encapsulant to get onto other surfaces of the assembly or onto adjacent chip assemblies.
  • the present invention provides a method of encapsulating a semiconductor device and associated package structures.
  • the method according to the present invention includes a method of packaging a plurality of semiconductor chips in which a compliant spacer layer is disposed between a top surface of a sheet-like substrate and surface of each semiconductor chip, wherein the semiconductor chip has contacts a surface thereof and wherein the substrate has terminals at least some of which lie outside the periphery of the chip.
  • the substrate terminals and the chip contacts are then electrically connected to one another by a flexible, electrically conductive lead.
  • a unitary support structure is then aligned with the chips and attached to or abutted against the compliant layer around the periphery of the chips.
  • a curable liquid encapsulant is then deposited around at least a portion of the periphery of each chip on top of the unitary support structure so as to encapsulate the leads and at least one surface of the chip.
  • the curable liquid encapsulant may deposited around at least a portion of the periphery of each chip so as to encapsulate the leads and at least one surface of the chip and the unitary support structure may then aligned with the chips and attached to (and/or embedded in) the encapsulant around the periphery of the chips.
  • the unitary support structure may be conductive (electrically or thermally) or insulative and further may have apertures or slots therein for reducing voids or bubbles between the unitary support structure and the encapsulant during the attaching step.
  • an additional step of applying uniform pressure to the chip assemblies prior to the curing step may be employed such that such pressure reduces voids or bubbles between the unitary support structure and the encapsulant.
  • the encapsulant is then cured to define an integrated composite of chip packages which may be singulated into individual chip packages or into multi-chip modules. Typically, the substrate is held taut on a frame during the packaging process.
  • the structures according to the present invention include a multi-chip frame assembly comprising a frame having a central aperture and a flexible substrate having electrical leads and terminals, said substrate being attached to the frame across the aperture.
  • a plurality of chips, each having a plurality of chip contacts, are attached to the substrate such that at least some of the substrate terminals are lying outside the periphery of the chips.
  • the chip contacts are electrically connected to respective substrate terminals.
  • a unitary support structure having a plurality of apertures therethrough is attached to the substrate within the central aperture of the frame such that at least some of the substrate terminals underlying the unitary support structure.
  • a compliant layer is disposed between the chip and the substrate and the unitary support structure and the substrate.
  • the compliant spacer layer is comprised of a plurality of compliant pads which are disposed between the substrate and the chips. Such compliant pads may also be disposed around the periphery of the chips for engagement with the unitary support structure so as to facilitate planarizing the unitary support structure along the length and width of the assembly.
  • the unitary support structure may be a sheet-like ring element having a plurality of apertures therethrough such that the aligning step registers each aperture with a respective chip such that each chip is at least partially received within a respect aperture.
  • a sheet like thermal spreader may be attached to the exposed major surface of such a ring element type unitary support structure to create a fully enclosed unit around each chip.
  • such a ring element type unitary support structure and the frame may be integral with one another such that they can be manufactured in a single process, such as etching or stamping.
  • the unitary support structure may be comprised of a plurality of substantially, integral continuous cap structures having a plurality of cavities, such that the cap structures are aligned with the chips so that each of the cavities at least partially receives a respective chip therein.
  • a cap type unitary support structure would preferably be thermally conductive.
  • such a cap type unitary support structure preferably has grooves in an exposed surface to facilitate the singulation of the chip packages from one another.
  • the chips may be oriented such that the chip contacts face away from the substrate.
  • a cap type unitary support structure it may have a similar coefficient of thermal expansion to that of semiconductor chips so as to constrain the leads and encapsulant between the unitary support structure and each of the chips.
  • FIG. 1 is a side cross-sectional view, illustrating a semiconductor chip package assembly being encapsulated in an inverted position within a frame, according to the present invention.
  • FIG. 2 is a side cross-sectional view of a singulated device having bumpers around the periphery of the chip package assembly, according to the present invention.
  • FIGS. 3A and 3B show various views of the encapsulation technique shown in FIG. 1 used with a plurality of devices on a common frame, according to the present invention.
  • FIG. 4A is a side cross-sectional view of a singulated chip package assembly, according to the present invention.
  • FIG. 4B is a face view of the chip package assembly shown in FIG. 4A, according to the present invention.
  • FIG. 5 is a side cross-sectional view of a singulated device having bumpers around the periphery of the chip package assembly and further having terminals beyond the periphery of the periphery of the chip, according to the present invention.
  • FIGS. 6 A- 6 G show the process steps for encapsulating a center bonded semiconductor chip package assembly, according to the present invention.
  • FIGS. 7 A- 7 G show the process steps for encapsulating a center bonded semiconductor chip package assembly as shown in FIGS. 6 A- 6 G with a flexible membrane attached thereto, according to the present invention.
  • FIG. 8 is a side cross-sectional view of a singulated device having bumpers around the periphery of the chip package assembly and further having a protective membrane attached to the exposed surfaces of the chip and bumpers, according to the present invention.
  • FIGS. 9 A- 9 D show the process steps for encapsulating a semiconductor chip package assembly in which the chip carrier is encapsulated leaving only the raised terminals to protrude from the face surface of the chip package, according to the present invention.
  • FIGS. 10 A- 10 D show a process similar to that shown in FIGS. 9 A- 9 D except that the raised terminals are removed after the encapsulation/cure steps, according to the present invention.
  • FIG. 11 shows a cross-sectional side view of a so-called fan-in/fan-out embodiment of the present invention.
  • FIGS. 12 A- 12 G show the process steps for manufacturing a center bonded semiconductor chip package assembly and the resulting package structure, according to the present invention.
  • FIG. 13A shows a top plan view of a semiconductor chip assembly having a unitary support structure, according to the present invention.
  • FIG. 13B is a cross-sectional side view of the semiconductor chip assembly in FIG. 13A.
  • FIG. 13C is a cross-sectional side view of the resulting chip package assembly in FIG. 13A after singulation.
  • FIGS. 14 A- 14 D is a fragmentary top plan view showing various unitary support structures, according to the present invention.
  • FIG. 15A shows a cross-sectional side view of another semiconductor chip assembly, according to the present invention.
  • FIG. 15B shows a cross-sectional side view of another semiconductor chip assembly, according to the present invention.
  • FIG. 16 shows a cross-sectional side view of another semiconductor chip assembly, according to the present invention.
  • a semiconductor chip package assembly includes a semiconductor chip 12 and a chip carrier 14 .
  • the chip carrier 14 is made up of a dielectric layer 16 (which may be flexible or rigid and is preferably made from a thin sheet of material such as polyimide) and a spacer layer 20 (typically compliant or elastomeric, referred to herein as a “compliant layer”) disposed between the dielectric layer 16 and the semiconductor chip 12 .
  • the semiconductor chip 12 and the chip carrier 14 are electrically connected through a plurality of leads 22 which are connected to the chip 12 through chip contacts 24 .
  • the leads 22 are further electrically connected to terminals 26 on the top surface 18 of the chip carrier 14 .
  • the terminals 26 connect the semiconductor chip assembly 10 to a printed wiring board (“PWB”) or other substrate (not shown), thus the terminals 26 should remain uncontaminated throughout testing and final assembly so as to ensure a good electrical connection with the PWB.
  • PWB printed wiring board
  • FIG. 1 further shows the semiconductor chip package assembly 10 positioned within a ring, frame or panel 42 (generically referred to herein as a “frame”).
  • frame 42 is comprised of a substantially planar sheet of material having an aperture within which the semiconductor chip package assembly 10 is placed such that there is a gap between each edge of the chip assembly and each respective side wall of the frame 42 , as shown.
  • a solder mask or coverlay 30 (referred to generically herein as “coverlay”) is attached to the frame 42 , and stretched taut across the aperture in the frame 42 to better ensure the dimensional stability of the substrate.
  • the coverlay 30 is further attached to top surface 18 of the dielectric layer 16 so that it holds the chip assembly 10 in position within the frame 42 .
  • the coverlay 30 is preferably made of a photo-sensitive dielectric polymer material such as Dupont Pryralux PC 1025.
  • the coverlay 30 is further typically adhesively attached to both the frame 42 and the dielectric layer 16 , such as by using a vacuum lamination technique well known to those skilled in the art, so that the terminals 26 are protected from the encapsulant material 40 which is subsequently deposited, as described below.
  • the terminals 26 are not rounded bumps (as shown) but are substantially flat pads on the surface of the dielectric layer 16 , and may just be an extension and broadening out of leads 22 .
  • a photosensitive coverlay 30 may be adhered to the top surface 18 of the dielectric layer 16 so that the portions of the coverlay 30 overlying the terminals may be removed using photolithographic techniques at a later time.
  • the coverlay 30 may be attached to the frame 42 prior to attachment of the dielectric layer 16 of the chip assembly 10 or the chip assembly 10 may be attached to the coverlay 30 layer prior to the attachment of the coverlay layer 30 to the frame 42 .
  • encapsulation material 40 is introduced into the open area between the frame 42 and the periphery of the semiconductor chip assembly 10 .
  • the encapsulation material 40 is comprised of a curable liquid which will allow the leads 22 to “flex” after the encapsulant 40 has been cured in response to thermal cycling forces during operation of the finished package.
  • the encapsulant is comprised of an electronic grade silicone-based or epoxy-based resin; although, other materials may be used.
  • the curing mechanism of the encapsulation material 40 will depend on the particular encapsulant material used so that the encapsulant can be cured or partially cured. Typical curing mechanisms are radiant-energy, thermal energy, moisture or ultraviolet light.
  • encapsulant 40 may take place by using a needle-like dispenser 32 connected to an encapsulant source 34 (such as a CAM/ALOT programmable dispensing machine manufactured by Camelot Systems, Inc. in Haverhill, Mass.); although, this step could also be accomplished using other processes.
  • the dispenser 32 is moved around the periphery of the chip 12 until the desired level of encapsulant 40 has been substantially uniformity dispensed therearound; although, the dispensing operation need not be exact because the terminals 26 are protected from contamination by the coverlay 30 (covering the chip carrier 14 ) and the frame 42 (bounding the encapsulant 40 on the sides).
  • an encapsulant source 34 such as a CAM/ALOT programmable dispensing machine manufactured by Camelot Systems, Inc. in Haverhill, Mass.
  • the dispenser 32 is moved around the periphery of the chip 12 until the desired level of encapsulant 40 has been substantially uniformity dispensed therearound; although, the dispensing operation need not be exact because
  • the encapsulant is dispensed such that the level of the encapsulant 40 is just below the plane of the back surface of the chip 12 . If the frame 42 is not removed from the finished package, dispensing the encapsulant 40 to the level of the back surface of the chip 12 and then curing the encapsulant allows the finished package to have more structural integrity.
  • the semiconductor chip package assembly and frame/encapsulant surrounding structure may then be attached to a PWB using a suitable conductive bonding material, such as eutectic solder.
  • a suitable conductive bonding material such as eutectic solder.
  • a dicing means such as a dicing saw, water jet, ultrasonic knife, rotary razor, laser, etc.
  • a protective “bumper” 44 of cured encapsulant material around the periphery of the semiconductor chip assembly as shown in FIG. 2.
  • the dielectric layer 16 is juxtaposed with the contact-bearing surface of the chip 12 , as before; however, the dielectric layer 16 in the diced package embodiment shown FIG. 2 is larger than the contact-bearing surface of the chip 12 such that it extends beyond the perimeter of the chip 12 .
  • the encapsulant 40 correspondingly extends beyond the chip perimeter to form a bumper 44 of encapsulant material.
  • the bumper 44 further protects the edges of the chip and the metallurgy of the joint between the leads 22 and the contacts 24 .
  • the bumper also provides added durability to the package by protecting the sides of the chip 12 .
  • the encapsulant 40 is deposited such that it does not flow onto the back surface (non-contact-bearing surface) of the chip 12 .
  • This allows the back surface of the chip to subsequently be connected to a heat sink or thermal spreader without an insulative material impeding the dissipation of heat from the chip 12 during thermal cycling.
  • the back surface of the chip 12 may be protected with a removable membrane, film or other layer to substantially reduce or eliminate the possibility of such contamination, as described in more detail in the embodiments discussed below.
  • the encapsulant can be dispensed so that it just covers the cavity between the leads 22 , the compliant layer 20 and the dielectric layer 16 such that the cured encapsulant either is deposited to approximately the level of the contact-bearing surface of the chip 12 or just protrudes slightly from the cavity between the chip 12 and the coverlay 30 .
  • the encapsulated chip assembly is typically diced so that the finished package is no larger than the periphery of the chip 12 itself, as shown in FIGS. 4A and 4B.
  • FIGS. 3A and 3B show that the encapsulation of the semiconductor chip assemblies 10 can be performed on a plurality of package assemblies 10 simultaneously, i.e. where the aperture in the frame 42 is large enough to accept many semiconductor chip assemblies 10 on the same coverlay 30 .
  • each chip 12 connected to the same chip carrier 14 /coverlay 30 combination, as shown in FIG. 3A.
  • Added manufacturing efficiency can be reached by encapsulating a plurality of such packages within the same frame by dispensing encapsulant in a first direction between and along the adjacent packages from one side of the frame 42 to the next before having to dispense in an orthogonal direction between and along such packages.
  • the encapsulated chip assemblies may then be cut away or “diced” into individual chip packages or into interconnected multi-chip packages.
  • the encapsulation of many chips 12 simultaneously is preferred to facilitate the mass production of finished packages.
  • the encapsulant 40 is deposited from the chip side of the coverlay 30 and the coverlay ensures that the encapsulant 40 is bounded when it is deposited in liquid form such that it does not escape through possible bonding apertures 50 (FIG. 4B) and contaminate the terminals 26 and thus impede any subsequent electrical connection of the terminals to bond pads on a PWB.
  • the frame 42 also acts as a barrier to provide a side boundary for the deposited encapsulant 40 should the need arise.
  • the frame 42 can be placed within a temperature/pressure chamber so as to remove any possible voids or gas bubbles in the encapsulant and to cure the encapsulant 40 , as described in U.S. patent application Ser. No. 610,610.
  • the semiconductor chip packages within the frame 42 are next separated (or “diced”) from the chip carrier 14 into single packaged chips, such as that shown in FIGS. 2 and 4A, or the packaged chip may be diced into multi-chip modules.
  • the finished package shown in FIG. 2 has some benefits compared with the package shown in FIG. 4A.
  • the dielectric layer 16 is extended to be the same size as the contact-bearing surface of the chip 12 .
  • This allows the cured encapsulant layer 40 to have a substantially uniform thickness at every point between the chip 12 and the dielectric layer 16 , even at the periphery of the package.
  • This provides added support for the leads 260 during thermal cycling of the component as well as physical and environmental protection for the metallurgy of the connection between the leads 260 and the contacts 270 .
  • the embodiment shown in FIG. 2 has a bumper 44 of encapsulant 40 for added physical and environmental protection.
  • FIG. 5 shows a still further package embodiment which is diced such that it has extended bumpers 44 ′ which support at least one outer row of terminals 27 which lie outside the periphery of the contact-bearing surface of the chip 12 .
  • the terminals 27 are electrically connected through leads 23 which are bonded down through the bonding apertures 50 .
  • a rigid back plate typically made of a thermally conductive material, may be attached to the back surface of the chip and bumpers to add support to the outer row of terminals.
  • a rigid ring may be attached solely to the back surface and/or side surfaces of the bumpers thereby providing support to the outer row of terminals and further providing a direct thermal path to the back of the chip.
  • FIGS. 6 A-G show the process steps for encapsulating a semiconductor chip package, such as is described above, for a chip package embodiment which has chip contacts 241 that are located in the center of the face surface of the chip 12 .
  • the compliant layer consists of two separate compliant pads 20 ′ attached to the dielectric layer 16 and positioned on either side of the row of chip contacts 241 .
  • the leads 22 ′ extend into the centrally located bonding aperture 50 ′ and are aligned such that they may be bonded to respective chip contacts 24 ′ using a bonding tool 60 and an appropriate energy source (such as ultrasonic, thermocompression or thermosonic energy), as shown in FIG. 6B.
  • an appropriate energy source such as ultrasonic, thermocompression or thermosonic energy
  • the leads 22 ′ are bonded to the contacts 24 ′ in somewhat of an interleaving pattern.
  • the coverlay 30 attached to the chip carrier 14 typically using a vacuum lamination technique. Apertures 31 in the coverlay 30 allow electrical connection with the terminals 26 .
  • the dispenser 32 deposits a liquid encapsulant 40 around the periphery of the chip 12 .
  • the amount or volume of the deposited encapsulant need not be tightly regulated; however preferably, the encapsulant 40 does not get on to the exposed back surface of the chip 12 , so that the chip 12 may dissipate heat more easily when the packaged semiconductor chip is in operation, as described above.
  • FIG. 6G shows the packaged chip after it has been diced away from the rest of the encapsulant 40 /coverlay 14 . This package has been diced to create the protective bumpers 44 , shown in FIG. 2; however, it could be diced such that no bumper 44 exists.
  • FIGS. 7 A- 7 G show a variation in the process shown in FIGS. 6 A- 6 G where a membrane 71 may be applied or deposited in a sheet form atop the assembly, as shown in FIGS. 7F and 7G.
  • the membrane is flexible and is biased such that it comes into intimate contact with the back surface of the chip 12 , and preferably is laminated or otherwise attached thereto.
  • the portions of the membrane 71 beyond the periphery of the chip 12 may be used to mechanically force the encapsulant around the leads 221 and beneath the chip 12 (if required).
  • the membrane 71 also helps to ensure that encapsulant 40 does not get onto the back surface of the chip 12 , as described above.
  • the membrane 71 is typically sealed to the back of the chip 12 and cured encapsulant. After the assembly has been diced, the membrane protects the back surface of the chip 12 and further binds the bumper portions 44 so that they do not de-laminate from the side edges of the chip 12 , as shown in FIG. 7G.
  • the membrane 71 may be comprised of thermally conductive material (such as a heat bondable thermal conductor) such that a cooling surface or heat sink may be attached thereto. Alternately, the membrane 71 may be removed from the back of the die leaving the back surface of the chip 12 bare to be subsequently attached to a cooling surface or heat sink.
  • a membrane 70 is applied in a sheet form around the exposed surfaces of the chip 12 and bumpers 44 after the dicing step typically using a vacuum lamination technique, in effect, laminating the membrane 70 to the back surface of the chip and exposed surface of the bumpers 44 .
  • a membrane 70 may be permanently sealed to the back of the chip protecting the chip and further binding the bumper portions so that they do not de-laminate from the side edges of the chip. This may be used in conjunction with other package variations, such as shown in FIG. 5. Alternately, the membrane 70 could just be attached to the exposed back of the chip and the tops of the bumper portions without wrapping around the exposed sides of the bumpers.
  • FIGS. 9 A- 9 D show an overmolded encapsulation technique similar to that described above except that the encapsulant 40 ′ completely encompasses the dielectric layer 16 ′ thereby allowing only the raised terminals 46 ′ to be exposed.
  • the chip 12 is assembled to the chip carrier 14 , as described above.
  • the compliant layer has been replaced by a plurality of compliant pads 20 ′ which provide a stand off or gap between the substrate 16 , and the contact-bearing face surface of the a semiconductor chip 12 , further described in U.S. patent application Ser. Nos. 365,699 and 610,610 both commonly assigned and hereby incorporated by reference.
  • Raised terminals 46 ′ lie above the terminal pads 26 ′.
  • This assembly is then placed terminals first into a mold.
  • the raised terminals provide a stand-off between the substrate and the mold 100 .
  • Encapsulant 40 is then introduced into the mold such that at least a portion of the raised terminals 46 ′ are protected from the encapsulant 40 .
  • This can be accomplished any number of ways, such as providing recessed areas in the mold for receiving the raised terminals.
  • the construction of the mold 100 is not critical so long as it does not impede the flow of the encapsulant 40 .
  • the encapsulant is cured and the mold 100 is removed.
  • the removal of the mold can be accomplished by dissolving the mold or making the mold such that the encapsulant 40 does not wet to its surface. This produces a package which has a front face 110 completely comprised of the cured encapsulant material except for the raised terminals. The packages are then separated or diced from the frame 42 or each other as needed.
  • FIGS. 10 A- 10 D show a process for encapsulating which is substantially similar to that shown in FIGS. 9 A- 9 D except that sacrificial raised terminals 46 ′′ are used.
  • the mold 100 is removed.
  • the sacrificial terminals are then also removed, typically by a dissolving or etching process. Solder balls or other connection means can then be directly attached to the terminals 26 .
  • the parts are then separated from the frame 42 as needed.
  • FIG. 11 shows a cross-sectional side view of a so called fan-in/fan-out embodiment of the present invention.
  • a fan-in/fan out package has terminals 26 which both overly the chip surface and are also positioned beyond the periphery of the chip 12 on the dielectric substrate layer 16 / 16 ′.
  • the chip 12 is attached to a rigid, thermally conductive plate 75 , typically using conventional thermally conductive die attach adhesive 76 , such as a silver filled epoxy or the like.
  • the dielectric layer 16 overlies both the face surface of the chip 12 and a surface of the rigid plate 75 and is adhered to each such surface with a compliant layer 20 / 20 ′′.
  • compliant layer 20 may be comprised of a single layer/pad or a plurality of pads/posts and compliantly supports the dielectric layer 16 .
  • Compliant layer 20 ′′ also compliantly supports the outer dielectric layer 16 ′ and is preferably comprised of a plurality of pads/posts 20 ′′ which are positioned around the outer periphery of the chip 12 such that the outer dielectric layer 16 ′ is somewhat uniformity supported.
  • the conductive leads 22 / 22 ′′ are then bonded through the bonding apertures 50 to respective chip contacts 24 typically using an interstitial lead design, where adjacent leads are connected to opposite dielectric layers 16 / 16 ′.
  • the leads interconnect respective terminals 26 and chip contacts 24 .
  • the coverlay 30 is placed over the exposed surface of the dielectric layers 16 / 16 ′ such that the bonding apertures 50 are sealed.
  • Encapsulant 40 is then deposited around at least a portion of the periphery of the assembly. The encapsulant flows into and between the pads 20 ′′ so as to create a substantially void/bubble free encapsulant layer between and around the other package elements. The encapsulant is then cured and the package is diced.
  • the embodiment shown in FIG. 11 can be produced one at a time. Preferably, however, it is produced using a panel process, as described above, such that many chips 12 can be packaged simultaneously.
  • the bumpers 44 could also be disposed around the outside periphery of the package such that the peripheral edges of the rigid plate 76 in the resulting package are covered by cured encapsulant.
  • the embodiment shown in FIG. 11 could also be used to produce a fan-out only (no terminals overlying the chip) chip package.
  • FIGS. 12A through 12G show process steps for simultaneously manufacturing a plurality of semiconductor chips having a ring-like support structure as discussed in reference to FIG. 5, above.
  • the chips 200 have chip contacts 210 that are located in a center region of the face surface 205 of the chip 200 , similar to the embodiment shown in FIGS. 6 A- 6 G.
  • Multiple chips 200 are attached to a single substrate 230 through the use of compliant layers 220 .
  • the compliant layers consist of multiple compliant stand-offs or pads which are disposed on either side of the chip contacts 210 .
  • the substrate 230 is made of a flexible, sheet-like substrate, such as polyimide, and is attached at its edges to a frame and held somewhat taut by the frame, such as is shown in FIGS. 1, 3A and 3 B.
  • the substrate 230 has a first surface 232 facing towards the chips 200 and a second surface 234 facing away from the chips 200 .
  • there may also be other structures such as ground and power planes on one of more of the substrate surfaces.
  • the leads 250 are aligned with respective chip contacts 210 by spanning across one or more bonding windows which allow the leads 250 to be bonded to the contacts 210 using a conventional bonding tool and an appropriate energy source (such as ultrasonic, thermocompression or thermosonic energy), as shown in FIG. 12B.
  • the leads 250 shown in FIG. 12B are bonded to the contacts 210 in somewhat of an interleaving pattern such that the terminals 240 on either side of the bonding window(s) may be electrically connected to respective contacts 210 .
  • Other types of leads and lead bonding may be used, such the leads and bonding techniques described in commonly assigned U.S. Pat. No. 5,518,964 incorporated by reference herein.
  • a coverlay 270 is typically attached to the second surface 234 of the substrate 230 to seal the bonding window. There may also be one or more apertures in the coverlay 270 to expose the terminals 240 and allow for subsequent electrical connection thereto.
  • a dispensing needle 280 deposits a curable, liquid encapsulant 290 around the periphery of the chip 200 .
  • the amount or volume of the deposited encapsulant 290 need not be tightly regulated; however preferably, the encapsulant 290 does not get on to the exposed back surface of the chip 200 , so that the chip 200 may dissipate heat more easily when the packaged semiconductor chip is in operation, as described above.
  • the encapsulant is allowed to wick between the complaint pads 220 and beneath the chip 200 to create a substantially uniform, void-free encapsulant layer.
  • a unitary support structure such as the ring grid 300 having a plurality of apertures therein for receiving the chips 200 (as also shown in FIGS. 13A and 13B), is attached to the exposed encapsulant 290 along side and around the chips 200 and preferably at least partially embedded therein.
  • the unitary ring grid 300 is attached prior to depositing the encapsulant 290 and the encapsulant 290 is deposited after the ring grid 300 and is allowed to wick around and under the chip assembly or is pressurized to force the encapsulant under the chip assembly.
  • the compliant layer is comprised of a plurality of compliant pads which are attached or deposited on the first surface 232 of the substrate 230 beyond the periphery of the chip 200 such that the compliant pads are also located on a region of the tape where the ring grid 300 will be attached, such as shown in FIG. 15A. These additional compliant pads may be attached or deposited on the substrate 230 when the rest of the compliant layer 220 is attached or deposited thereon. Placing the compliant pads under the ring grid area will set a minimum height or standoff from the ring grid 300 to the substrate 230 and will help to maintain the ring grid in a plane parallel to the substrate (as shown in FIG. 3B).
  • the encapsulant 290 is then typically fully cured.
  • Solder balls 307 are next typically attached and reflowed on the terminals 240 so that the chips may be attached to supporting substrates, such as printed wiring boards. Processing all of the chip packages on a frame greatly reduces the time it takes to place the solder balls 307 on each of the packages.
  • the cut-line 305 shows where the ring grid 300 and the rest of the package assembly will be next cut to separate the packaged chips (as shown in FIG. 12G) into individual chip packages or into multi-chip assemblies (not shown).
  • the ring grid 300 may be cut during the chip package singulation operation such that portions of the ring grid 300 are scrapped (not part of the finished chip package) so that the dimensional outline of the chip package may be reduced or increased by the singulation operation, i.e. by multiple cut or singulation lines.
  • the same ring grid 300 may be used in the packaging of similarly sized chips 200 where the chips may require more or less ring grid 300 width to support the terminals 240 /solder balls 307 that reside outside the periphery of the chip 200 .
  • FIG. 13A shows a top plan view of an array of chips that are being packaged according to the process described in reference to FIGS. 12 A- 12 F, except that three chips 200 are disposed in each row of chips 200 and attached to the first surface 232 of the substrate 230 .
  • the substrate is attached to and held somewhat taut by the frame 310 , as described in the above embodiments.
  • the unitary ring grid 300 has a plurality of apertures therein which may be aligned with respective chips 200 on the substrate 230 after the encapsulant (not shown) has been dispensed around the periphery of the chips 200 .
  • the ring grid 300 is attached to the encapsulant 290 and may also be at least partially embedded therein, as described above.
  • FIG. 13B shows a side view of the total assembly, similar to the side view shown in FIG. 12F.
  • the chips 200 in FIG. 13B can be seen to have contacts 210 ′ in peripheral regions of the front surface 205 of the chip 200 , as compared to the center contacts 210 shown in FIG. 12A and the compliant layer is comprised of a single unitary layer of complaint material.
  • the leads 250 ′ thus are also located on a different portion of the substrate 230 such that they align and may be connected to respective chip contacts 210 ′.
  • FIG. 13C shows a chip package after it has been singulated from the frame 310 .
  • the ring grid 300 may be comprised of virtually any type of rigid or semi-rigid material. It may be thermally conductive or insulative. Since the registration of the apertures to the chips 200 is not hyper-critical, the unitary ring grid may be made by a low cost stamping operation, etching operation or molding operation, among others. Examples of ring grid materials include copper alloys, stainless steel, paper phenalic, liquid crystal polymer, epoxy or other polymer based materials. Preferably, however, it is made from a material which is both low cost and rugged so that the resultant package can withstand standard surface mount handling operations without damage to the package. Further, the ring grid 300 and the frame 310 could be made as a single unitary piece which would allow for a single low cost stamping or molding operation to create the combination of these features.
  • the ring grid may have elongated slots 330 extending through the ring grid which are centered along the eventual cut line 320 to allow the voids/gas bubbles to escape from underneath the ring grid 300 .
  • FIG. 14B shows a plurality of holes or apertures 330 ′ along the cut line 320 , instead of the elongated slots, in the ring grid 300 to allow for the voids to escape from the encapsulant 290 .
  • These slots and apertures in the ring grid 300 also perform the function of partially perforating the cut line 320 of the ring grid 300 to facilitate the singulation of the chip packages.
  • FIG. 14C shows that the slots or apertures 330 ′′ may also be off-set from the cut line 320 such that the voids/gas bubbles may escape from the encapsulant 290 under the ring grid 300 while still allowing the singulated package to have a smooth periphery.
  • FIG. 14D further shows that the slots/apertures 330 ′′′ may be centrally located while multiple cut lines 320 are offset from the slots 330 ′′′ such that the resulting chip package will have a smooth exterior.
  • Other slot/aperture shapes and locations are also possible.
  • the unitary ring grid 300 may also be made of several independent ring grids each of which surround more than one chip. For example, if there are ten 8 mm square chips aligned and attached in two columns in a first region of the tape 230 and eight 10 mm by 6 mm rectangular chips aligned and attached in two columns to a second region of the tape 230 , it may prove more useful and may be easier to align and attach two separate ring grids 300 on a single frame assembly. Depending on the length of the tape 230 on the frame 310 and the types of chips 200 attached thereto, three or more ring grids 300 may also be used.
  • FIGS. 15 A another variation on the process and structures set forth above may include a sheet-like, thermal spreader 340 attached to the exposed major surface of the ring grid 300 and the back surface of the chip 200 , such as by using a thermally conductive epoxy or silicone die attach material, as shown in FIG. 15A (similar to the embodiment show in FIG. 11).
  • a thin layer of die attach 350 is used such that there may be voids between the thermal spreader 340 and the encapsulant 290 .
  • the die attach 350 is thick enough to flow into the areas between each ring grid 300 and chip 200 combination such that the open areas or voids therebetween are reduced or eliminated.
  • a pressure and heat treatment as described in U.S. patent application Ser. No. 08/610,610 (the disclosure of which is incorporated by reference herein) may also be used to get rid of any remaining voids between the thermal spreader and the ring grid/chip combination.
  • FIG. 15B shows a further variant in which the ring grid 300 and thermal spreader 340 have been integrated into a unitary grid of package caps 360 which provide a rugged package exterior back surface and also has plural protruding support 365 on the sides of the chip 200 to perform the function of the ring grid to support the terminals 240 outside the periphery of the chip 200 .
  • the grid of caps 360 may include recessed areas 370 on the exposed exterior of the caps 360 above the protruding supports 365 to facilitate the singulation operation and to provide a more aesthetically pleasing package exterior.
  • the grid of caps 360 may be made of an inexpensive material which is not a good thermal conductor, such as a plastic or other type of polymer thereby better allowing for the injection molding of the part prior to its attachment to the rest of the packages.
  • the aforementioned thermal spreader 340 (FIG. 15A) or cap 360 (FIG. 15B) would be attached to the ring grid 300 and the chips 200 after all other processing has been done but prior to the singulation step, such that when the packages are singulated each has a individual thermal spreader 340 or cap 360 that defines the size of the overall chip package.
  • FIG. 16 shows an embodiment where each of the chips 200 have been attached to the substrate 230 by the compliant layer 220 and the chip contacts 210 ′ are electrically connected to the leads and terminals on the substrate 230 through the use of conventional wire bonds 250 ′.
  • an encapsulant 290 ′ is deposited around the individual chip assemblies such that the wire bonds 250 ′ are fully covered by the encapsulant 290 ′.
  • the encapsulant 290 in this embodiment could be compliant, such as a silicone, or it could be more of a rigid encapsulant, such as an epoxy or the like. Typically, the encapsulant 290 is loaded with particulate material to make the encapsulant more thermally conductive.
  • a grid of caps 360 ′ is next placed over the encapsulant 290 , as shown, before the encapsulant 290 ′ is fully cured to allow the encapsulant 290 ′ to wet or adhere to the cap 360 ′.
  • Complaint pads 220 may be deposited or attached such that they help to planarize the grid of caps 360 ′ with respect to the tape/frame assembly and further set the minimum height from the tape to the protruding supports 365 ′.
  • the cavities in the cap will need to be deeper that the corresponding cavities shown in FIG. 15B because of the upwardly protruding wire bonds 250 ′.
  • the grid of caps 360 ′ may also have apertures or slots extending therethrough to help to vent any entrapped voids or bubbles at the junction of the encapsulant 290 ′ and the caps 360 ′. Also, a pressure and heat treatment as described in U.S. patent application Ser. No. 08/610,610 may be used to minimize such voids and/or bubbles.
  • the grid of caps 360 ′ may be comprised of a material which has a coefficient of thermal expansion similar to that of the chip 200 so as to constrain the movement of the wire bonds 250 ′ thereby relieving mechanical stress and strain forces thereto, as described in more detail in U.S. patent application Ser. No. 08/962,988 hereby incorporated by reference herein.
  • the idea here is to “tune” the coefficient of expansion of the caps 360 ′ so that If the caps 360 ′ and chip 200 have similar coefficients of thermal expansion, both will tend to expand and contract by approximately the same amounts during temperature changes.
  • the movement of the portion of the encapsulant 290 that surrounds the wire bonds 250 ′ and the wire bonds 250 ′ themselves are constrained between the spreader and the chip 200 .
  • the linear coefficient of thermal expansion of the caps 360 ′ is between about 50% and about 200% of the linear coefficient of thermal expansion of the chip.
  • the linear coefficient of thermal expansion of the caps 360′ therefore is desirably is between about 1.5 and about 6.times.10.sup. ⁇ 6 cm/cm-.degree. C.
  • cap 360 ′ materials which may be used in this way are Invar, Copper/Invar, Alloy 42, Tungsten/Copper.
  • the encapsulant 290 can be loaded with particulate material in order to bring its coefficient of thermal expansion closer to that of the chips 200 in order to give better stress relief for the wire bonds 250 ′.

Abstract

A semiconductor chip packaging assembly comprising a frame having a central aperture, a flexible substrate attached to the frame across the central aperture, and a unitary support structure having a plurality of apertures therethrough attached to the substrate within the central aperture of the frame with at least some of the substrate terminals underlying the unitary support structure. A chip is disposed within each aperture and attached to the substrate with the electrical contacts of the chip connected to the substrate terminals. A compliant layer is disposed between the substrate and the unitary support structure and between the substrate and the chip.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a continuation of commonly-assigned U.S. patent application Ser. No. 09/711,036, filed Nov. 13, 2000, which application is a divisional of commonly-assigned U.S. patent application Ser. No. 09/067,310, now U.S. Pat. No. 6,232,152, which is a continuation-in-part of commonly-assigned U.S. patent application Ser. No. 08/726,697 filed Oct. 7, 1996 now U.S. Pat. No. 5,776,196, which is a continuation-part of commonly assigned U.S. patent application Ser. No. 08/246,113 filed May 19, 1994 now U.S. Pat. No. 5,663,106 and commonly assigned U.S. patent application Ser. No. 08/610,610 filed Mar. 7, 1996, now U.S. Pat. No. 5,834,339 the disclosures of all said applications being incorporated by reference herein. The present application further claims benefit of U.S. Provisional Application No. 60/073,843, filed on Feb. 5, 1998.[0001]
    • BACKGROUND OF THE INVENTION
  • The present invention relates generally to a method of encapsulating a semiconductor package assembly or an array of such semiconductor package assemblies typically arranged on a supporting panel, while protecting the package's exposed terminals. [0002]
  • In the construction of semiconductor chip package assemblies, it has been found desirable to interpose encapsulating material between and/or around elements of the semiconductor packages in an effort to reduce and/or redistribute the strain and stress on the connections between the semiconductor chip and a supporting circuitized substrate during operation of the chip, and to seal the elements against corrosion, as well as to insure intimate contact between the encapsulant, the semiconductor die and the other elements of the chip package. [0003]
  • It is often desirable to package a semiconductor chip assembly such that it can be handled with less fear of damage to the assembly so that a heat sink can be married with the semiconductor chip. However, if a semiconductor chip assembly is to be so packaged, the utmost care must be taken during the packaging process to avoid affecting the integrity of the terminals one chip carrier. In particular, it is important to avoid contaminating the terminals on the chip carrier with the encapsulant. [0004]
  • Certain designs have reduced solder connection fatigue by redistributing the thermal cycling stress into a portion of the chip package itself. An example of such a design is shown in U.S. Pat. Nos. 5,148,265 and 5,148,266, the both disclosures of which are incorporated herein by reference. One disclosed embodiment of these patents shows the use of a chip carrier in combination with a compliant layer to reduce the coefficient of thermal expansion (“CTE”) mismatch problems. Typically, the compliant layer includes an elastomeric layer which, in the finished package, is disposed between the chip carrier and the face surface of the chip. The compliant layer provides resiliency to the individual terminals, allowing each terminal to move in relation to its electrically connected chip contact to accommodate CTE mismatch as necessary during testing, final assembly and thermal cycling of the device. [0005]
  • In some arrangements used heretofore, the compliant layer is formed by stenciling a thermoset resin onto the chip carrier and then curing the resin. Next, additional resin is applied to the exposed surface of the cured layer, this additional resin is partially cured, and the resulting tacky adhesive surface was used to bond the elastomeric layer to the chip and chip carrier. Once attached, the entire structure is heated and fully cured. The leads are then bonded to respective chip contacts. An encapsulant material is then disposed under and around the leads from the terminal side of the assembly. This process amounts to very carefully depositing a controlled amount of encapsulant on the periphery of the contact surface of the chip from the terminal side of the assembly, building layer upon layer of encapsulant until the leads are fully encapsulated. In such a process, the encapsulant is held in place by the surface tension of the encapsulant material between the dielectric layer and the contact-bearing surface of the chip. Using such a method, the encapsulant material may creep on to the exposed surface of the dielectric layer potentially contaminating the terminals and also overcoming the surface tension of the encapsulant further causing the encapsulant to get onto other surfaces of the assembly or onto adjacent chip assemblies. [0006]
  • Accordingly, a method of controlling the encapsulation of a semiconductor chip package assembly such that the integrity of the terminals and leads are not affected is desirable. [0007]
    • SUMMARY OF THE INVENTION
  • The present invention provides a method of encapsulating a semiconductor device and associated package structures. [0008]
  • The method according to the present invention includes a method of packaging a plurality of semiconductor chips in which a compliant spacer layer is disposed between a top surface of a sheet-like substrate and surface of each semiconductor chip, wherein the semiconductor chip has contacts a surface thereof and wherein the substrate has terminals at least some of which lie outside the periphery of the chip. The substrate terminals and the chip contacts are then electrically connected to one another by a flexible, electrically conductive lead. A unitary support structure is then aligned with the chips and attached to or abutted against the compliant layer around the periphery of the chips. A curable liquid encapsulant is then deposited around at least a portion of the periphery of each chip on top of the unitary support structure so as to encapsulate the leads and at least one surface of the chip. Alternately, the curable liquid encapsulant may deposited around at least a portion of the periphery of each chip so as to encapsulate the leads and at least one surface of the chip and the unitary support structure may then aligned with the chips and attached to (and/or embedded in) the encapsulant around the periphery of the chips. The unitary support structure may be conductive (electrically or thermally) or insulative and further may have apertures or slots therein for reducing voids or bubbles between the unitary support structure and the encapsulant during the attaching step. Optionally, an additional step of applying uniform pressure to the chip assemblies prior to the curing step may be employed such that such pressure reduces voids or bubbles between the unitary support structure and the encapsulant. The encapsulant is then cured to define an integrated composite of chip packages which may be singulated into individual chip packages or into multi-chip modules. Typically, the substrate is held taut on a frame during the packaging process. [0009]
  • The structures according to the present invention include a multi-chip frame assembly comprising a frame having a central aperture and a flexible substrate having electrical leads and terminals, said substrate being attached to the frame across the aperture. A plurality of chips, each having a plurality of chip contacts, are attached to the substrate such that at least some of the substrate terminals are lying outside the periphery of the chips. The chip contacts are electrically connected to respective substrate terminals. A unitary support structure having a plurality of apertures therethrough is attached to the substrate within the central aperture of the frame such that at least some of the substrate terminals underlying the unitary support structure. A compliant layer is disposed between the chip and the substrate and the unitary support structure and the substrate. The assembly of parts thereby defining an integrated composite of chip packages [0010]
  • In one preferred embodiment of the present invention, the compliant spacer layer is comprised of a plurality of compliant pads which are disposed between the substrate and the chips. Such compliant pads may also be disposed around the periphery of the chips for engagement with the unitary support structure so as to facilitate planarizing the unitary support structure along the length and width of the assembly. [0011]
  • The unitary support structure may be a sheet-like ring element having a plurality of apertures therethrough such that the aligning step registers each aperture with a respective chip such that each chip is at least partially received within a respect aperture. In one embodiment, a sheet like thermal spreader may be attached to the exposed major surface of such a ring element type unitary support structure to create a fully enclosed unit around each chip. In another embodiment, such a ring element type unitary support structure and the frame may be integral with one another such that they can be manufactured in a single process, such as etching or stamping. In still a further embodiment, the unitary support structure may be comprised of a plurality of substantially, integral continuous cap structures having a plurality of cavities, such that the cap structures are aligned with the chips so that each of the cavities at least partially receives a respective chip therein. Such a cap type unitary support structure would preferably be thermally conductive. Also, such a cap type unitary support structure preferably has grooves in an exposed surface to facilitate the singulation of the chip packages from one another. Also, there may be more than one unitary support structure which are aligned with the chips and attached to the encapsulant. [0012]
  • In a further variant of the present invention, the chips may be oriented such that the chip contacts face away from the substrate. In such an embodiment, if a cap type unitary support structure is employed, it may have a similar coefficient of thermal expansion to that of semiconductor chips so as to constrain the leads and encapsulant between the unitary support structure and each of the chips. [0013]
  • The foregoing and other objects and advantages of the present invention will be better understood from the following Detailed Description of a Preferred Embodiment, taken together with the attached Figures.[0014]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a side cross-sectional view, illustrating a semiconductor chip package assembly being encapsulated in an inverted position within a frame, according to the present invention. [0015]
  • FIG. 2 is a side cross-sectional view of a singulated device having bumpers around the periphery of the chip package assembly, according to the present invention. [0016]
  • FIGS. 3A and 3B show various views of the encapsulation technique shown in FIG. 1 used with a plurality of devices on a common frame, according to the present invention. [0017]
  • FIG. 4A is a side cross-sectional view of a singulated chip package assembly, according to the present invention. [0018]
  • FIG. 4B is a face view of the chip package assembly shown in FIG. 4A, according to the present invention. [0019]
  • FIG. 5 is a side cross-sectional view of a singulated device having bumpers around the periphery of the chip package assembly and further having terminals beyond the periphery of the periphery of the chip, according to the present invention. [0020]
  • FIGS. [0021] 6A-6G show the process steps for encapsulating a center bonded semiconductor chip package assembly, according to the present invention.
  • FIGS. [0022] 7A-7G show the process steps for encapsulating a center bonded semiconductor chip package assembly as shown in FIGS. 6A-6G with a flexible membrane attached thereto, according to the present invention.
  • FIG. 8 is a side cross-sectional view of a singulated device having bumpers around the periphery of the chip package assembly and further having a protective membrane attached to the exposed surfaces of the chip and bumpers, according to the present invention. [0023]
  • FIGS. [0024] 9A-9D show the process steps for encapsulating a semiconductor chip package assembly in which the chip carrier is encapsulated leaving only the raised terminals to protrude from the face surface of the chip package, according to the present invention.
  • FIGS. [0025] 10A-10D show a process similar to that shown in FIGS. 9A-9D except that the raised terminals are removed after the encapsulation/cure steps, according to the present invention.
  • FIG. 11 shows a cross-sectional side view of a so-called fan-in/fan-out embodiment of the present invention. [0026]
  • FIGS. [0027] 12A-12G show the process steps for manufacturing a center bonded semiconductor chip package assembly and the resulting package structure, according to the present invention.
  • FIG. 13A shows a top plan view of a semiconductor chip assembly having a unitary support structure, according to the present invention. [0028]
  • FIG. 13B is a cross-sectional side view of the semiconductor chip assembly in FIG. 13A. [0029]
  • FIG. 13C is a cross-sectional side view of the resulting chip package assembly in FIG. 13A after singulation. [0030]
  • FIGS. [0031] 14A-14D is a fragmentary top plan view showing various unitary support structures, according to the present invention.
  • FIG. 15A shows a cross-sectional side view of another semiconductor chip assembly, according to the present invention. [0032]
  • FIG. 15B shows a cross-sectional side view of another semiconductor chip assembly, according to the present invention. [0033]
  • FIG. 16 shows a cross-sectional side view of another semiconductor chip assembly, according to the present invention.[0034]
    • DETAILED DESCRIPTION
  • Referring to FIG. 1, a semiconductor chip package assembly, generally designated as [0035] 10, includes a semiconductor chip 12 and a chip carrier 14. The chip carrier 14 is made up of a dielectric layer 16 (which may be flexible or rigid and is preferably made from a thin sheet of material such as polyimide) and a spacer layer 20 (typically compliant or elastomeric, referred to herein as a “compliant layer”) disposed between the dielectric layer 16 and the semiconductor chip 12. The semiconductor chip 12 and the chip carrier 14 are electrically connected through a plurality of leads 22 which are connected to the chip 12 through chip contacts 24. The leads 22 are further electrically connected to terminals 26 on the top surface 18 of the chip carrier 14. The terminals 26 connect the semiconductor chip assembly 10 to a printed wiring board (“PWB”) or other substrate (not shown), thus the terminals 26 should remain uncontaminated throughout testing and final assembly so as to ensure a good electrical connection with the PWB.
  • FIG. 1 further shows the semiconductor [0036] chip package assembly 10 positioned within a ring, frame or panel 42 (generically referred to herein as a “frame”). Typically, frame 42 is comprised of a substantially planar sheet of material having an aperture within which the semiconductor chip package assembly 10 is placed such that there is a gap between each edge of the chip assembly and each respective side wall of the frame 42, as shown.
  • A solder mask or coverlay [0037] 30 (referred to generically herein as “coverlay”) is attached to the frame 42, and stretched taut across the aperture in the frame 42 to better ensure the dimensional stability of the substrate. The coverlay 30 is further attached to top surface 18 of the dielectric layer 16 so that it holds the chip assembly 10 in position within the frame 42. The coverlay 30 is preferably made of a photo-sensitive dielectric polymer material such as Dupont Pryralux PC 1025. The coverlay 30 is further typically adhesively attached to both the frame 42 and the dielectric layer 16, such as by using a vacuum lamination technique well known to those skilled in the art, so that the terminals 26 are protected from the encapsulant material 40 which is subsequently deposited, as described below. This can be accomplished by vacuum laminating the coverlay 30 over the terminals 26 or by providing apertures in the coverlay 30 which are aligned with the terminals 26 so that the terminals may be disposed therein (as shown in FIG. 1). Preferably, the terminals 26 are not rounded bumps (as shown) but are substantially flat pads on the surface of the dielectric layer 16, and may just be an extension and broadening out of leads 22. In such a flat terminal embodiment (such as shown in FIGS. 2 and 4), a photosensitive coverlay 30 may be adhered to the top surface 18 of the dielectric layer 16 so that the portions of the coverlay 30 overlying the terminals may be removed using photolithographic techniques at a later time. The coverlay 30 may be attached to the frame 42 prior to attachment of the dielectric layer 16 of the chip assembly 10 or the chip assembly 10 may be attached to the coverlay 30 layer prior to the attachment of the coverlay layer 30 to the frame 42.
  • Once the [0038] semiconductor chip assembly 10 has been positioned and attached to the coverlay and ring, encapsulation material 40 is introduced into the open area between the frame 42 and the periphery of the semiconductor chip assembly 10. The encapsulation material 40 is comprised of a curable liquid which will allow the leads 22 to “flex” after the encapsulant 40 has been cured in response to thermal cycling forces during operation of the finished package. In the preferred embodiment, the encapsulant is comprised of an electronic grade silicone-based or epoxy-based resin; although, other materials may be used. The curing mechanism of the encapsulation material 40 will depend on the particular encapsulant material used so that the encapsulant can be cured or partially cured. Typical curing mechanisms are radiant-energy, thermal energy, moisture or ultraviolet light.
  • The introduction of [0039] encapsulant 40 may take place by using a needle-like dispenser 32 connected to an encapsulant source 34 (such as a CAM/ALOT programmable dispensing machine manufactured by Camelot Systems, Inc. in Haverhill, Mass.); although, this step could also be accomplished using other processes. Typically, the dispenser 32 is moved around the periphery of the chip 12 until the desired level of encapsulant 40 has been substantially uniformity dispensed therearound; although, the dispensing operation need not be exact because the terminals 26 are protected from contamination by the coverlay 30 (covering the chip carrier 14) and the frame 42 (bounding the encapsulant 40 on the sides). In the embodiment shown in FIG. 1, the encapsulant is dispensed such that the level of the encapsulant 40 is just below the plane of the back surface of the chip 12. If the frame 42 is not removed from the finished package, dispensing the encapsulant 40 to the level of the back surface of the chip 12 and then curing the encapsulant allows the finished package to have more structural integrity.
  • The semiconductor chip package assembly and frame/encapsulant surrounding structure may then be attached to a PWB using a suitable conductive bonding material, such as eutectic solder. Alternately, a dicing means (such as a dicing saw, water jet, ultrasonic knife, rotary razor, laser, etc.) may be employed to separate the encapsulated chip assembly structure from the [0040] frame 42 so that the resultant chip package is no wider or only slightly wider than the periphery of the chip 12 itself. This allows for the option of having a protective “bumper” 44 of cured encapsulant material around the periphery of the semiconductor chip assembly as shown in FIG. 2. In such an embodiment, the dielectric layer 16 is juxtaposed with the contact-bearing surface of the chip 12, as before; however, the dielectric layer 16 in the diced package embodiment shown FIG. 2 is larger than the contact-bearing surface of the chip 12 such that it extends beyond the perimeter of the chip 12. The encapsulant 40 correspondingly extends beyond the chip perimeter to form a bumper 44 of encapsulant material. The bumper 44 further protects the edges of the chip and the metallurgy of the joint between the leads 22 and the contacts 24. The bumper also provides added durability to the package by protecting the sides of the chip 12.
  • Most preferably, the [0041] encapsulant 40 is deposited such that it does not flow onto the back surface (non-contact-bearing surface) of the chip 12. This allows the back surface of the chip to subsequently be connected to a heat sink or thermal spreader without an insulative material impeding the dissipation of heat from the chip 12 during thermal cycling. In some embodiments, the back surface of the chip 12 may be protected with a removable membrane, film or other layer to substantially reduce or eliminate the possibility of such contamination, as described in more detail in the embodiments discussed below.
  • In an alternate embodiment shown in FIGS. 3A and 3B, the encapsulant can be dispensed so that it just covers the cavity between the [0042] leads 22, the compliant layer 20 and the dielectric layer 16 such that the cured encapsulant either is deposited to approximately the level of the contact-bearing surface of the chip 12 or just protrudes slightly from the cavity between the chip 12 and the coverlay 30. In such an embodiment, the encapsulated chip assembly is typically diced so that the finished package is no larger than the periphery of the chip 12 itself, as shown in FIGS. 4A and 4B.
  • The embodiment shown in FIGS. 3A and 3B show that the encapsulation of the [0043] semiconductor chip assemblies 10 can be performed on a plurality of package assemblies 10 simultaneously, i.e. where the aperture in the frame 42 is large enough to accept many semiconductor chip assemblies 10 on the same coverlay 30. In this embodiment, it is preferable to have each chip 12 connected to the same chip carrier 14/coverlay 30 combination, as shown in FIG. 3A. Added manufacturing efficiency can be reached by encapsulating a plurality of such packages within the same frame by dispensing encapsulant in a first direction between and along the adjacent packages from one side of the frame 42 to the next before having to dispense in an orthogonal direction between and along such packages. The encapsulated chip assemblies may then be cut away or “diced” into individual chip packages or into interconnected multi-chip packages. The encapsulation of many chips 12 simultaneously is preferred to facilitate the mass production of finished packages. As described above, the encapsulant 40 is deposited from the chip side of the coverlay 30 and the coverlay ensures that the encapsulant 40 is bounded when it is deposited in liquid form such that it does not escape through possible bonding apertures 50 (FIG. 4B) and contaminate the terminals 26 and thus impede any subsequent electrical connection of the terminals to bond pads on a PWB. The frame 42 also acts as a barrier to provide a side boundary for the deposited encapsulant 40 should the need arise.
  • After the encapsulant has been deposited, the [0044] frame 42 can be placed within a temperature/pressure chamber so as to remove any possible voids or gas bubbles in the encapsulant and to cure the encapsulant 40, as described in U.S. patent application Ser. No. 610,610.
  • As described above, after the [0045] encapsulant 40 has been cured, the semiconductor chip packages within the frame 42 are next separated (or “diced”) from the chip carrier 14 into single packaged chips, such as that shown in FIGS. 2 and 4A, or the packaged chip may be diced into multi-chip modules.
  • The finished package shown in FIG. 2 has some benefits compared with the package shown in FIG. 4A. First, in FIG. 2, the [0046] dielectric layer 16 is extended to be the same size as the contact-bearing surface of the chip 12. This allows the cured encapsulant layer 40 to have a substantially uniform thickness at every point between the chip 12 and the dielectric layer 16, even at the periphery of the package. This provides added support for the leads 260 during thermal cycling of the component as well as physical and environmental protection for the metallurgy of the connection between the leads 260 and the contacts 270. Further, as described above, the embodiment shown in FIG. 2 has a bumper 44 of encapsulant 40 for added physical and environmental protection.
  • FIG. 5 shows a still further package embodiment which is diced such that it has extended [0047] bumpers 44′ which support at least one outer row of terminals 27 which lie outside the periphery of the contact-bearing surface of the chip 12. The terminals 27 are electrically connected through leads 23 which are bonded down through the bonding apertures 50. A rigid back plate, typically made of a thermally conductive material, may be attached to the back surface of the chip and bumpers to add support to the outer row of terminals. Alternately, a rigid ring may be attached solely to the back surface and/or side surfaces of the bumpers thereby providing support to the outer row of terminals and further providing a direct thermal path to the back of the chip.
  • FIGS. [0048] 6A-G show the process steps for encapsulating a semiconductor chip package, such as is described above, for a chip package embodiment which has chip contacts 241 that are located in the center of the face surface of the chip 12. In this embodiment, the compliant layer consists of two separate compliant pads 20′ attached to the dielectric layer 16 and positioned on either side of the row of chip contacts 241. Likewise, the leads 22′ extend into the centrally located bonding aperture 50′ and are aligned such that they may be bonded to respective chip contacts 24′ using a bonding tool 60 and an appropriate energy source (such as ultrasonic, thermocompression or thermosonic energy), as shown in FIG. 6B. The leads 22′ are bonded to the contacts 24′ in somewhat of an interleaving pattern. As shown in FIG. 6C and described in more detail above, The coverlay 30 attached to the chip carrier 14 typically using a vacuum lamination technique. Apertures 31 in the coverlay 30 allow electrical connection with the terminals 26. In FIG. 6D, the dispenser 32 deposits a liquid encapsulant 40 around the periphery of the chip 12. The amount or volume of the deposited encapsulant need not be tightly regulated; however preferably, the encapsulant 40 does not get on to the exposed back surface of the chip 12, so that the chip 12 may dissipate heat more easily when the packaged semiconductor chip is in operation, as described above. In FIGS. 6E-6F, uniform pressure is applied to the outside of the assembly to create a uniform, substantially void/bubble free encapsulant layer by collapsing the voids/bubbles therein, as described in more detail in U.S. patent application Ser. No. 610,610 filed Mar. 7, 1996. FIG. 6G shows the packaged chip after it has been diced away from the rest of the encapsulant 40/coverlay 14. This package has been diced to create the protective bumpers 44, shown in FIG. 2; however, it could be diced such that no bumper 44 exists.
  • FIGS. [0049] 7A-7G show a variation in the process shown in FIGS. 6A-6G where a membrane 71 may be applied or deposited in a sheet form atop the assembly, as shown in FIGS. 7F and 7G. The membrane is flexible and is biased such that it comes into intimate contact with the back surface of the chip 12, and preferably is laminated or otherwise attached thereto. The portions of the membrane 71 beyond the periphery of the chip 12 may be used to mechanically force the encapsulant around the leads 221 and beneath the chip 12 (if required). The membrane 71 also helps to ensure that encapsulant 40 does not get onto the back surface of the chip 12, as described above. After the encapsulant is cured, the membrane 71 is typically sealed to the back of the chip 12 and cured encapsulant. After the assembly has been diced, the membrane protects the back surface of the chip 12 and further binds the bumper portions 44 so that they do not de-laminate from the side edges of the chip 12, as shown in FIG. 7G. The membrane 71 may be comprised of thermally conductive material (such as a heat bondable thermal conductor) such that a cooling surface or heat sink may be attached thereto. Alternately, the membrane 71 may be removed from the back of the die leaving the back surface of the chip 12 bare to be subsequently attached to a cooling surface or heat sink.
  • In a variation such as is shown in FIG. 8, a [0050] membrane 70 is applied in a sheet form around the exposed surfaces of the chip 12 and bumpers 44 after the dicing step typically using a vacuum lamination technique, in effect, laminating the membrane 70 to the back surface of the chip and exposed surface of the bumpers 44. Such a membrane 70 may be permanently sealed to the back of the chip protecting the chip and further binding the bumper portions so that they do not de-laminate from the side edges of the chip. This may be used in conjunction with other package variations, such as shown in FIG. 5. Alternately, the membrane 70 could just be attached to the exposed back of the chip and the tops of the bumper portions without wrapping around the exposed sides of the bumpers.
  • FIGS. [0051] 9A-9D show an overmolded encapsulation technique similar to that described above except that the encapsulant 40′ completely encompasses the dielectric layer 16′ thereby allowing only the raised terminals 46′ to be exposed. Using this technique, the chip 12 is assembled to the chip carrier 14, as described above. In these figures, the compliant layer has been replaced by a plurality of compliant pads 20′ which provide a stand off or gap between the substrate 16, and the contact-bearing face surface of the a semiconductor chip 12, further described in U.S. patent application Ser. Nos. 365,699 and 610,610 both commonly assigned and hereby incorporated by reference. Raised terminals 46′ lie above the terminal pads 26′. This assembly is then placed terminals first into a mold. The raised terminals provide a stand-off between the substrate and the mold 100. Encapsulant 40 is then introduced into the mold such that at least a portion of the raised terminals 46′ are protected from the encapsulant 40. This can be accomplished any number of ways, such as providing recessed areas in the mold for receiving the raised terminals. The construction of the mold 100 is not critical so long as it does not impede the flow of the encapsulant 40. After the encapsulant has been deposited such that it encapsulates the entire package (or packages if a plurality of packages are being simultaneously encapsulated) including the front surface of the dielectric layer 16, the encapsulant is cured and the mold 100 is removed. The removal of the mold can be accomplished by dissolving the mold or making the mold such that the encapsulant 40 does not wet to its surface. This produces a package which has a front face 110 completely comprised of the cured encapsulant material except for the raised terminals. The packages are then separated or diced from the frame 42 or each other as needed.
  • FIGS. [0052] 10A-10D show a process for encapsulating which is substantially similar to that shown in FIGS. 9A-9D except that sacrificial raised terminals 46″ are used. After the package has been encapsulated in the mold, the mold 100 is removed. The sacrificial terminals are then also removed, typically by a dissolving or etching process. Solder balls or other connection means can then be directly attached to the terminals 26. The parts are then separated from the frame 42 as needed.
  • FIG. 11 shows a cross-sectional side view of a so called fan-in/fan-out embodiment of the present invention. As shown, a fan-in/fan out package has [0053] terminals 26 which both overly the chip surface and are also positioned beyond the periphery of the chip 12 on the dielectric substrate layer 16/16′. Here, the chip 12 is attached to a rigid, thermally conductive plate 75, typically using conventional thermally conductive die attach adhesive 76, such as a silver filled epoxy or the like. The dielectric layer 16 overlies both the face surface of the chip 12 and a surface of the rigid plate 75 and is adhered to each such surface with a compliant layer 20/20″. As described above, compliant layer 20 may be comprised of a single layer/pad or a plurality of pads/posts and compliantly supports the dielectric layer 16. Compliant layer 20″ also compliantly supports the outer dielectric layer 16′ and is preferably comprised of a plurality of pads/posts 20″ which are positioned around the outer periphery of the chip 12 such that the outer dielectric layer 16′ is somewhat uniformity supported. The conductive leads 22/22″ are then bonded through the bonding apertures 50 to respective chip contacts 24 typically using an interstitial lead design, where adjacent leads are connected to opposite dielectric layers 16/16′. The leads interconnect respective terminals 26 and chip contacts 24. After the leads are bonded, the coverlay 30 is placed over the exposed surface of the dielectric layers 16/16′ such that the bonding apertures 50 are sealed. Encapsulant 40 is then deposited around at least a portion of the periphery of the assembly. The encapsulant flows into and between the pads 20″ so as to create a substantially void/bubble free encapsulant layer between and around the other package elements. The encapsulant is then cured and the package is diced. The embodiment shown in FIG. 11 can be produced one at a time. Preferably, however, it is produced using a panel process, as described above, such that many chips 12 can be packaged simultaneously. In such a plural embodiment, the bumpers 44, described above, could also be disposed around the outside periphery of the package such that the peripheral edges of the rigid plate 76 in the resulting package are covered by cured encapsulant. Obviously, the embodiment shown in FIG. 11 could also be used to produce a fan-out only (no terminals overlying the chip) chip package.
  • FIGS. 12A through 12G show process steps for simultaneously manufacturing a plurality of semiconductor chips having a ring-like support structure as discussed in reference to FIG. 5, above. In this embodiment, the [0054] chips 200 have chip contacts 210 that are located in a center region of the face surface 205 of the chip 200, similar to the embodiment shown in FIGS. 6A-6G. Multiple chips 200 are attached to a single substrate 230 through the use of compliant layers 220. The compliant layers consist of multiple compliant stand-offs or pads which are disposed on either side of the chip contacts 210. Preferably, the substrate 230 is made of a flexible, sheet-like substrate, such as polyimide, and is attached at its edges to a frame and held somewhat taut by the frame, such as is shown in FIGS. 1, 3A and 3B. The substrate 230 has a first surface 232 facing towards the chips 200 and a second surface 234 facing away from the chips 200. There are electrically conductive terminals 240 and leads 250 on the substrate. However, there may also be other structures such as ground and power planes on one of more of the substrate surfaces. Typically, the leads 250 are aligned with respective chip contacts 210 by spanning across one or more bonding windows which allow the leads 250 to be bonded to the contacts 210 using a conventional bonding tool and an appropriate energy source (such as ultrasonic, thermocompression or thermosonic energy), as shown in FIG. 12B. The leads 250 shown in FIG. 12B are bonded to the contacts 210 in somewhat of an interleaving pattern such that the terminals 240 on either side of the bonding window(s) may be electrically connected to respective contacts 210. Other types of leads and lead bonding may be used, such the leads and bonding techniques described in commonly assigned U.S. Pat. No. 5,518,964 incorporated by reference herein.
  • As shown in FIG. 12C, a [0055] coverlay 270 is typically attached to the second surface 234 of the substrate 230 to seal the bonding window. There may also be one or more apertures in the coverlay 270 to expose the terminals 240 and allow for subsequent electrical connection thereto. In FIG. 12D, a dispensing needle 280 deposits a curable, liquid encapsulant 290 around the periphery of the chip 200. The amount or volume of the deposited encapsulant 290 need not be tightly regulated; however preferably, the encapsulant 290 does not get on to the exposed back surface of the chip 200, so that the chip 200 may dissipate heat more easily when the packaged semiconductor chip is in operation, as described above. In FIGS. 12E and 12F, the encapsulant is allowed to wick between the complaint pads 220 and beneath the chip 200 to create a substantially uniform, void-free encapsulant layer. In FIG. 12F, after the encapsulant has been allowed to flow around the compliant layer and between the chip 200 and the substrate 230, a unitary support structure, such as the ring grid 300 having a plurality of apertures therein for receiving the chips 200 (as also shown in FIGS. 13A and 13B), is attached to the exposed encapsulant 290 along side and around the chips 200 and preferably at least partially embedded therein. However, in other preferred embodiments, the unitary ring grid 300 is attached prior to depositing the encapsulant 290 and the encapsulant 290 is deposited after the ring grid 300 and is allowed to wick around and under the chip assembly or is pressurized to force the encapsulant under the chip assembly. In certain preferred embodiments, the compliant layer is comprised of a plurality of compliant pads which are attached or deposited on the first surface 232 of the substrate 230 beyond the periphery of the chip 200 such that the compliant pads are also located on a region of the tape where the ring grid 300 will be attached, such as shown in FIG. 15A. These additional compliant pads may be attached or deposited on the substrate 230 when the rest of the compliant layer 220 is attached or deposited thereon. Placing the compliant pads under the ring grid area will set a minimum height or standoff from the ring grid 300 to the substrate 230 and will help to maintain the ring grid in a plane parallel to the substrate (as shown in FIG. 3B).
  • After the [0056] encapsulant 290 has underfilled the assembly structure, the encapsulant 290 is then typically fully cured. Solder balls 307 are next typically attached and reflowed on the terminals 240 so that the chips may be attached to supporting substrates, such as printed wiring boards. Processing all of the chip packages on a frame greatly reduces the time it takes to place the solder balls 307 on each of the packages. The cut-line 305 shows where the ring grid 300 and the rest of the package assembly will be next cut to separate the packaged chips (as shown in FIG. 12G) into individual chip packages or into multi-chip assemblies (not shown). Although not shown in the Figures, the ring grid 300 may be cut during the chip package singulation operation such that portions of the ring grid 300 are scrapped (not part of the finished chip package) so that the dimensional outline of the chip package may be reduced or increased by the singulation operation, i.e. by multiple cut or singulation lines. This way, the same ring grid 300 may be used in the packaging of similarly sized chips 200 where the chips may require more or less ring grid 300 width to support the terminals 240/solder balls 307 that reside outside the periphery of the chip 200.
  • FIG. 13A shows a top plan view of an array of chips that are being packaged according to the process described in reference to FIGS. [0057] 12A-12F, except that three chips 200 are disposed in each row of chips 200 and attached to the first surface 232 of the substrate 230. The substrate is attached to and held somewhat taut by the frame 310, as described in the above embodiments. The unitary ring grid 300 has a plurality of apertures therein which may be aligned with respective chips 200 on the substrate 230 after the encapsulant (not shown) has been dispensed around the periphery of the chips 200. The ring grid 300 is attached to the encapsulant 290 and may also be at least partially embedded therein, as described above. FIG. 13B shows a side view of the total assembly, similar to the side view shown in FIG. 12F. The chips 200 in FIG. 13B can be seen to have contacts 210′ in peripheral regions of the front surface 205 of the chip 200, as compared to the center contacts 210 shown in FIG. 12A and the compliant layer is comprised of a single unitary layer of complaint material. The leads 250′ thus are also located on a different portion of the substrate 230 such that they align and may be connected to respective chip contacts 210′. FIG. 13C shows a chip package after it has been singulated from the frame 310.
  • The [0058] ring grid 300 may be comprised of virtually any type of rigid or semi-rigid material. It may be thermally conductive or insulative. Since the registration of the apertures to the chips 200 is not hyper-critical, the unitary ring grid may be made by a low cost stamping operation, etching operation or molding operation, among others. Examples of ring grid materials include copper alloys, stainless steel, paper phenalic, liquid crystal polymer, epoxy or other polymer based materials. Preferably, however, it is made from a material which is both low cost and rugged so that the resultant package can withstand standard surface mount handling operations without damage to the package. Further, the ring grid 300 and the frame 310 could be made as a single unitary piece which would allow for a single low cost stamping or molding operation to create the combination of these features.
  • As shown in FIG. 14A, the ring grid may have elongated [0059] slots 330 extending through the ring grid which are centered along the eventual cut line 320 to allow the voids/gas bubbles to escape from underneath the ring grid 300. FIG. 14B shows a plurality of holes or apertures 330′ along the cut line 320, instead of the elongated slots, in the ring grid 300 to allow for the voids to escape from the encapsulant 290. These slots and apertures in the ring grid 300 also perform the function of partially perforating the cut line 320 of the ring grid 300 to facilitate the singulation of the chip packages. However, since these slots/apertures are along the eventual cut line 320 of the package, they may give the top of the package a jagged look (like the edges of a US postage stamp). FIG. 14C shows that the slots or apertures 330″ may also be off-set from the cut line 320 such that the voids/gas bubbles may escape from the encapsulant 290 under the ring grid 300 while still allowing the singulated package to have a smooth periphery. FIG. 14D further shows that the slots/apertures 330′″ may be centrally located while multiple cut lines 320 are offset from the slots 330′″ such that the resulting chip package will have a smooth exterior. Other slot/aperture shapes and locations are also possible.
  • The [0060] unitary ring grid 300 may also be made of several independent ring grids each of which surround more than one chip. For example, if there are ten 8 mm square chips aligned and attached in two columns in a first region of the tape 230 and eight 10 mm by 6 mm rectangular chips aligned and attached in two columns to a second region of the tape 230, it may prove more useful and may be easier to align and attach two separate ring grids 300 on a single frame assembly. Depending on the length of the tape 230 on the frame 310 and the types of chips 200 attached thereto, three or more ring grids 300 may also be used.
  • As shown in FIGS. [0061] 15A, another variation on the process and structures set forth above may include a sheet-like, thermal spreader 340 attached to the exposed major surface of the ring grid 300 and the back surface of the chip 200, such as by using a thermally conductive epoxy or silicone die attach material, as shown in FIG. 15A (similar to the embodiment show in FIG. 11). In one embodiment, a thin layer of die attach 350 is used such that there may be voids between the thermal spreader 340 and the encapsulant 290. Preferably, however, the die attach 350 is thick enough to flow into the areas between each ring grid 300 and chip 200 combination such that the open areas or voids therebetween are reduced or eliminated. A pressure and heat treatment as described in U.S. patent application Ser. No. 08/610,610 (the disclosure of which is incorporated by reference herein) may also be used to get rid of any remaining voids between the thermal spreader and the ring grid/chip combination.
  • FIG. 15B shows a further variant in which the [0062] ring grid 300 and thermal spreader 340 have been integrated into a unitary grid of package caps 360 which provide a rugged package exterior back surface and also has plural protruding support 365 on the sides of the chip 200 to perform the function of the ring grid to support the terminals 240 outside the periphery of the chip 200. As shown FIG. 15B, the grid of caps 360 may include recessed areas 370 on the exposed exterior of the caps 360 above the protruding supports 365 to facilitate the singulation operation and to provide a more aesthetically pleasing package exterior. Further, the grid of caps 360 (and for that matter the sheet-like spreader 340 and/or the ring grid 300) may be made of an inexpensive material which is not a good thermal conductor, such as a plastic or other type of polymer thereby better allowing for the injection molding of the part prior to its attachment to the rest of the packages.
  • Typically, the aforementioned thermal spreader [0063] 340 (FIG. 15A) or cap 360 (FIG. 15B) would be attached to the ring grid 300 and the chips 200 after all other processing has been done but prior to the singulation step, such that when the packages are singulated each has a individual thermal spreader 340 or cap 360 that defines the size of the overall chip package.
  • The idea of a ring grid and/or combination with a thermal spreader or integration with a cap (a described above) may also be used where the [0064] chip 200 is oriented such that its contacts 210′ and the face surface 205 of the chips 200 are oriented away from the substrate 230. FIG. 16 shows an embodiment where each of the chips 200 have been attached to the substrate 230 by the compliant layer 220 and the chip contacts 210′ are electrically connected to the leads and terminals on the substrate 230 through the use of conventional wire bonds 250′. Next, an encapsulant 290′ is deposited around the individual chip assemblies such that the wire bonds 250′ are fully covered by the encapsulant 290′. The encapsulant 290 in this embodiment could be compliant, such as a silicone, or it could be more of a rigid encapsulant, such as an epoxy or the like. Typically, the encapsulant 290 is loaded with particulate material to make the encapsulant more thermally conductive.
  • A grid of [0065] caps 360′ is next placed over the encapsulant 290, as shown, before the encapsulant 290′ is fully cured to allow the encapsulant 290′ to wet or adhere to the cap 360′. Complaint pads 220 may be deposited or attached such that they help to planarize the grid of caps 360′ with respect to the tape/frame assembly and further set the minimum height from the tape to the protruding supports 365′. Typically the cavities in the cap will need to be deeper that the corresponding cavities shown in FIG. 15B because of the upwardly protruding wire bonds 250′. The grid of caps 360′ may also have apertures or slots extending therethrough to help to vent any entrapped voids or bubbles at the junction of the encapsulant 290′ and the caps 360′. Also, a pressure and heat treatment as described in U.S. patent application Ser. No. 08/610,610 may be used to minimize such voids and/or bubbles.
  • Further, the grid of [0066] caps 360′ may be comprised of a material which has a coefficient of thermal expansion similar to that of the chip 200 so as to constrain the movement of the wire bonds 250′ thereby relieving mechanical stress and strain forces thereto, as described in more detail in U.S. patent application Ser. No. 08/962,988 hereby incorporated by reference herein. The idea here is to “tune” the coefficient of expansion of the caps 360′ so that If the caps 360′ and chip 200 have similar coefficients of thermal expansion, both will tend to expand and contract by approximately the same amounts during temperature changes. Thus, the movement of the portion of the encapsulant 290 that surrounds the wire bonds 250′ and the wire bonds 250′ themselves are constrained between the spreader and the chip 200. The encapsulant in this region thus tends to move with the chip 200 and the caps 360′. Therefore, there is a reduction in shear strain in the encapsulant 290. Accordingly, the relatively delicate wire bonds 250′ are effectively protected from flexure during thermal cycling. Desirably, the linear coefficient of thermal expansion of the caps 360′ is between about 50% and about 200% of the linear coefficient of thermal expansion of the chip. For a conventional silicon chip having a linear coefficient of thermal expansion of about 3.times.10.sup.−6 cm/cm-.degree. C., the linear coefficient of thermal expansion of the caps 360′ therefore is desirably is between about 1.5 and about 6.times.10.sup.−6 cm/cm-.degree. C. Examples of cap 360′ materials which may be used in this way are Invar, Copper/Invar, Alloy 42, Tungsten/Copper. Also, the encapsulant 290 can be loaded with particulate material in order to bring its coefficient of thermal expansion closer to that of the chips 200 in order to give better stress relief for the wire bonds 250′.
  • Having fully described several embodiments of the present invention, it will be apparent to those of ordinary skill in the art that numerous alternatives and equivalents exist which do not depart from the invention set forth above. It is therefore to be understood that the present invention is not to be limited by the foregoing description, but only by the appended claims. [0067]

Claims (27)

1. A method of manufacturing a semiconductor package comprising:
(a) attaching a semiconductor chip having bonding pads along a central line on an active surface of the semiconductor chip to a tape wiring substrate, wherein an elastomer interposes between the active surface of the semiconductor chip and the tape wiring substrate, and the tape wiring substrate comprises an opening, a plurality of beam leads which are exposed through the opening of the tape wiring substrate, a plurality of terminal pads which are extensions of the beam leads, and a plurality of via holes through which the terminal pads are exposed;
(b) bonding the beam leads to the bonding pads which are exposed through the openings of the tape wiring substrate and the elastomer;
(c) attaching a cover film to a top surface of the tape wiring substrate and turning the top surface down;
(d) encapsulating the opening and side surfaces of the elastomer and the semiconductor chip with an encapsulant, wherein the encapsulating comprises:
(d-1) dispensing the encapsulant on a portion of the tape wiring substrate that is close to one end of the openings of the elastomer so that the encapsulant can flow into and fill the opening from the one end; and
(d-2) dispensing the encapsulant on the tape wiring substrate along a perimeter of the semiconductor chip so that the encapsulant can cover side surfaces of the elastomer and the semiconductor chip; and
(e) curing the encapsulant and removing the cover film from the tape wiring substrate.
2. A method of manufacturing a semiconductor package comprising:
(a) attaching a semiconductor chip having bonding pads along a central line on an active surface of the semiconductor chip to a tape wiring substrate, wherein a compliant layer having an opening interposes between the active surface of the semiconductor chip and the tape wiring substrate, and the tape wiring substrate comprises an opening, a plurality of beam leads which are aligned with the opening of the tape wiring substrate, and a plurality of terminal pads which are extensions of the beam leads,;
(b) bonding the beam leads to the bonding pads which are exposed through the openings of the tape wiring substrate and the compliant layer;
(c) attaching a cover film to a top surface of the tape wiring substrate and turning the top surface down;
(d) encapsulating the openings and side surfaces of the elastomer and the semiconductor chip with an encapsulant, wherein the encapsulating comprises:
(d-1) dispensing the encapsulant on a portion of the tape wiring substrate that is close to one end of the opening of the compliant layer so that the encapsulant can flow into and fill the opening from the one end; and
(d-2) dispensing the encapsulant on the tape wiring substrate along a perimeter of the semiconductor chip so that the encapsulant can cover side surfaces of the compliant layer and the semiconductor chip; and
(e) curing the encapsulant.
3. The method of claim 2, further comprising providing apertures in said cover film so that said terminal pads are exposed through said apertures.
4. The method of claim 3 wherein said compliant layer includes an elastomer.
5. The method of claim 4 wherein said leads span across said openings.
6. The method of claim 2 wherein said leads span across said openings.
7. The method of claim 6, further comprising providing apertures in said cover film so that said terminal pads are exposed through said apertures.
8. The method of claim 2 wherein said compliant layer includes an elastomer.
9. The method of claim 2 wherein said tape wiring substrate includes a plurality of via holes through which said terminal pads are exposed and said leads are exposed through the opening of said tape wiring substrate.
10. The method of claim 9 wherein said compliant layer includes an elastomer.
11. The method of claim 10, further comprising providing apertures in said cover film so that said terminal pads are exposed through said apertures.
12. The method of claim 9, further comprising providing apertures in said cover film so that said terminal pads are exposed through said apertures.
13. The method of claim 1 or claim 2 or claim 5 or claim 11, further comprising (f) attaching metal balls to the terminal pads after the step (d).
14. The method of claim 1 or claim 2 or claim 5 or claim 11, where in the step (d-1) is performed under vacuum.
15. The method of claim 1 or claim 2 or claim 5 or claim 11, wherein the step (d-2) is performed under vacuum.
16. The method of claim 1 or claim 2 or claim 5 or claim 11, wherein the step (d) comprises dispensing the encapsulant on portions of the tape wiring substrate that are close to two ends of the opening of the compliant layer so that the encapsulant can flow into and fill the opening from the two ends, and dispensing the encapsulant on the tape wiring board along a perimeter of the semiconductor chip so that the encapsulant can cover side surfaces of the compliant layer and the semiconductor chip.
17. The method of claim 16, wherein the step (d) is performed under vacuum.
18. The method of claim 16, wherein said cover film has a hole through a part of the cover film so that air can escape through the hole during step (d).
19. The method of claim 1 or claim 2 or claim 5 or claim 11, further comprising fixing a base substrate which comprises a plurality of the tape wiring substrates on a frame before the step (a), and separating the tape wiring substrates from the base substrate to produce the semiconductor package after the step (d).
20. A method of making a chip scale package comprising the steps of:
(a) providing a substrate having an upper surface, a lower surface, and a slot defined therein, the substrate being provided with a plurality of solder pads on the upper surface thereof and a plurality of leads within the slot, wherein the substrate has a plurality of through-holes corresponding to the solder pads, and each of the leads has at least one end electrically connected to the corresponding solder pad;
(b) attaching two individual elastomer pads respectively onto the upper surface of the substrate in a manner that each of the two individual elastomer pads flanks the slot of the substrate at a predetermined distance from the slot;
(c) providing a semiconductor chip having a plurality of bonding pads centrally formed thereon;
(d) attaching the semiconductor chip onto the upper surface of the substrate in a manner that the bonding pads are exposed from the slot of the substrate;
(e) electrically coupling the leads of the substrate to the bonding pads of the semiconductor chip in a manner that each of the leads is electrically connected to the corresponding bonding pad; and
(f) forming a package body having a first portion on the upper surface of the substrate around the chip and a second portion within the slot of the substrate, wherein the first portion and the second portion are formed substantially at the same time.
21. A method of making a chip scale package comprising the steps of:
(a) providing a substrate having an upper surface, a lower surface, and a slot defined therein, the substrate being provided with a plurality of solder pads and a plurality of leads within the slot, wherein each of the leads has at least one end electrically connected to the corresponding solder pad;
(b) attaching two individual compliant pads respectively onto the upper surface of the substrate in a manner that each of the two individual compliant pads flanks the slot of the substrate at a predetermined distance from the slot;
(c) providing a semiconductor chip having a plurality of bonding pads centrally formed thereon;
(d) attaching the semiconductor chip onto the upper surface of the substrate in a manner that the bonding pads are exposed from the slot of the substrate;
(e) electrically coupling the leads of the substrate to the bonding pads of the semiconductor chip in a manner that each of the leads is electrically connected to the corresponding bonding pad; and
(f) forming a package body having a first portion on the upper surface of the substrate around the chip and a second portion within the slot of the substrate, wherein the first portion and the second portion are formed substantially at the same time.
22. The method as claimed in claim 21 wherein said compliant pads are elastomer pads.
23. The method as claimed in claim 21 wherein said solder pads are on the upper surface of the substrate and said substrate has a plurality of through-holes corresponding to the solder pads.
24. The method as claimed in claim 20 or claim 21 or claim 22 or claim 23, wherein the first portion of the package body is formed by dispensing encapsulant onto the upper surface of the substrate around the chip, and the encapsulant fills the slot of the substrate so as to form the second portion of the package body substantially at the same time.
25. The method as claimed in claim 24 wherein the encapsulant fills the slot of the substrate via capillary action.
26. The method as claimed in claim 20 or claim 21 or claim 22 or claim 23, wherein the substrate is one of a plurality of substrates formed in a strip configuration for use in forming a plurality of substrate-based semiconductor chip packages.
27. The method as claimed in claim 20 or claim 21 or claim 22 or claim 23, further comprising a step of mounting a plurality of solder balls to the solder pads of the substrate for external electrical connection.
US10/095,561 1994-05-19 2002-03-12 Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures Abandoned US20020168797A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/095,561 US20020168797A1 (en) 1994-05-19 2002-03-12 Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US08/246,113 US5663106A (en) 1994-05-19 1994-05-19 Method of encapsulating die and chip carrier
US08/610,610 US5834339A (en) 1996-03-07 1996-03-07 Methods for providing void-free layers for semiconductor assemblies
US08/726,697 US5776796A (en) 1994-05-19 1996-10-07 Method of encapsulating a semiconductor package
US7384398P 1998-02-05 1998-02-05
US09/067,310 US6232152B1 (en) 1994-05-19 1998-04-28 Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures
US09/711,036 US6359335B1 (en) 1994-05-19 2000-11-13 Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures
US10/095,561 US20020168797A1 (en) 1994-05-19 2002-03-12 Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/711,036 Continuation US6359335B1 (en) 1994-05-19 2000-11-13 Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures

Publications (1)

Publication Number Publication Date
US20020168797A1 true US20020168797A1 (en) 2002-11-14

Family

ID=27490625

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/711,036 Expired - Lifetime US6359335B1 (en) 1994-05-19 2000-11-13 Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures
US10/095,561 Abandoned US20020168797A1 (en) 1994-05-19 2002-03-12 Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/711,036 Expired - Lifetime US6359335B1 (en) 1994-05-19 2000-11-13 Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures

Country Status (1)

Country Link
US (2) US6359335B1 (en)

Cited By (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040023438A1 (en) * 1999-04-01 2004-02-05 Yoshimi Egawa Semiconductor package with a chip connected to a wiring substrate using bump electrodes and underfilled with sealing resin
US20050090099A1 (en) * 2002-01-19 2005-04-28 Megic Corporation Thin film semiconductor package and method of fabrication
US20050263871A1 (en) * 2004-05-20 2005-12-01 Yasuhiro Shinma Method of fabricating semiconductor device and semiconductor device
US20060022314A1 (en) * 1997-08-14 2006-02-02 Grigg Ford B LOC semiconductor assembled with room temperature adhesive
US20060192260A1 (en) * 2004-11-26 2006-08-31 Stmicroelectronics Sa Process for packaging micro-components using a matrix
US20070215997A1 (en) * 2006-03-17 2007-09-20 Martin Standing Chip-scale package
US20080153205A1 (en) * 2005-03-11 2008-06-26 Hirotaka Nishizawa Semiconductor device and a method for manufacturing the same
US20080160670A1 (en) * 2006-12-27 2008-07-03 Atmel Corporation Physical alignment features on integrated circuit devices for accurate die-in-substrate embedding
US20080230883A1 (en) * 2007-03-21 2008-09-25 Jae Hak Yee Integrated circuit package system with molded strip protrusion
US20080284013A1 (en) * 2007-02-14 2008-11-20 Seiko Epson Corporation Method for manufacturing semiconductor device, and semiconductor device
US7479411B1 (en) * 2003-01-16 2009-01-20 National Semiconductor Corporation Apparatus and method for forming solder seals for semiconductor flip chip packages
US20090140412A1 (en) * 2004-02-27 2009-06-04 Elpida Memory, Inc. Semiconductor device having improved solder joint and internal lead lifetimes
US20090186451A1 (en) * 2006-09-27 2009-07-23 Fujitsu Microelectronics Limited Manufacturing method of semiconductor device
US20100013082A1 (en) * 2006-08-11 2010-01-21 Megica Corporation Chip package and method for fabricating the same
US20100144093A1 (en) * 2005-07-09 2010-06-10 Gautham Viswanadam Integrated Circuit Device and Method of Manufacturing Thereof
US7898058B2 (en) 2001-12-31 2011-03-01 Megica Corporation Integrated chip package structure using organic substrate and method of manufacturing the same
US8021976B2 (en) 2002-10-15 2011-09-20 Megica Corporation Method of wire bonding over active area of a semiconductor circuit
US20110315302A1 (en) * 2007-05-08 2011-12-29 Occam Portfolio Llc Occam Process for Components Having Variations in Part Dimensions
US8119446B2 (en) 2001-12-31 2012-02-21 Megica Corporation Integrated chip package structure using metal substrate and method of manufacturing the same
US20120056228A1 (en) * 2010-09-07 2012-03-08 Phostek, Inc. Led chip modules, method for packaging the led chip modules, and moving fixture thereof
US20120056312A1 (en) * 2010-09-02 2012-03-08 Stats Chippac, Ltd. Semiconductor Device and Method of Forming TSV Semiconductor Wafer with Embedded Semiconductor Die
US8148806B2 (en) 2000-05-19 2012-04-03 Megica Corporation Multiple chips bonded to packaging structure with low noise and multiple selectable functions
US8168527B2 (en) 2006-09-06 2012-05-01 Megica Corporation Semiconductor chip and method for fabricating the same
US8426982B2 (en) 2001-03-30 2013-04-23 Megica Corporation Structure and manufacturing method of chip scale package
US20130143364A1 (en) * 2011-12-06 2013-06-06 Taiwan Semiconductor Manufacturing Company, Ltd. Method of processing solder bump by vacuum annealing
US8501540B2 (en) 2008-04-11 2013-08-06 Stats Chippac Ltd. Method for manufacture of inline integrated circuit system
US8535976B2 (en) 2001-12-31 2013-09-17 Megica Corporation Method for fabricating chip package with die and substrate
US8597986B2 (en) 2011-09-01 2013-12-03 Taiwan Semiconductor Manufacturing Co., Ltd. System in package and method of fabricating same
CN103943526A (en) * 2013-01-18 2014-07-23 英飞凌科技股份有限公司 Method of manufacturing and testing a chip package
US9030029B2 (en) 2001-12-31 2015-05-12 Qualcomm Incorporated Chip package with die and substrate
US20160163612A1 (en) * 2014-12-05 2016-06-09 Advanced Semiconductor Engineering, Inc. Semiconductor package and method of manufacturing the same
US9881898B2 (en) 2011-11-07 2018-01-30 Taiwan Semiconductor Manufacturing Co.,Ltd. System in package process flow
US10163877B2 (en) 2011-11-07 2018-12-25 Taiwan Semiconductor Manufacturing Co., Ltd. System in package process flow

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6870272B2 (en) * 1994-09-20 2005-03-22 Tessera, Inc. Methods of making microelectronic assemblies including compliant interfaces
US6211572B1 (en) * 1995-10-31 2001-04-03 Tessera, Inc. Semiconductor chip package with fan-in leads
US6284563B1 (en) 1995-10-31 2001-09-04 Tessera, Inc. Method of making compliant microelectronic assemblies
US6424033B1 (en) * 1999-08-31 2002-07-23 Micron Technology, Inc. Chip package with grease heat sink and method of making
WO2001078138A1 (en) * 2000-04-07 2001-10-18 Advanced Micro Devices, Inc. Flip chip semiconductor device including a compliant support for supporting a heat sink
JP2002026187A (en) * 2000-07-07 2002-01-25 Sony Corp Semiconductor package and manufacturing method therefor
US6319750B1 (en) * 2000-11-14 2001-11-20 Siliconware Precision Industries Co., Ltd. Layout method for thin and fine ball grid array package substrate with plating bus
KR100716871B1 (en) * 2001-04-11 2007-05-09 앰코 테크놀로지 코리아 주식회사 Carrier frame for semiconductor package and semiconductor package using it and its manufacturing method
DE10137666A1 (en) * 2001-08-01 2003-02-27 Infineon Technologies Ag Protection device for assemblies and process for their manufacture
US6613606B1 (en) 2001-09-17 2003-09-02 Magic Corporation Structure of high performance combo chip and processing method
US6698092B2 (en) * 2001-10-31 2004-03-02 Hewlett-Packard Development Company, L.P. Methods and systems for forming a die package
US6762509B2 (en) * 2001-12-11 2004-07-13 Celerity Research Pte. Ltd. Flip-chip packaging method that treats an interconnect substrate to control stress created at edges of fill material
JP3893301B2 (en) * 2002-03-25 2007-03-14 沖電気工業株式会社 Manufacturing method of semiconductor device and manufacturing method of semiconductor module
US6921973B2 (en) * 2003-01-21 2005-07-26 Delphi Technologies, Inc. Electronic module having compliant spacer
US7361995B2 (en) * 2003-02-03 2008-04-22 Xilinx, Inc. Molded high density electronic packaging structure for high performance applications
DE10320579A1 (en) * 2003-05-07 2004-08-26 Infineon Technologies Ag Semiconductor wafer having an upper side, semiconductor chip positions with integrated circuits for first chips, central and edge regions and an equalizing layer useful in semiconductor technology
TWI239655B (en) * 2004-02-23 2005-09-11 Siliconware Precision Industries Co Ltd Photosensitive semiconductor package with support member and method for fabricating the same
DE102005000643B4 (en) 2005-01-03 2008-05-15 Minebea Co., Ltd. Stator arrangement for an electrical machine
US7999379B2 (en) 2005-02-25 2011-08-16 Tessera, Inc. Microelectronic assemblies having compliancy
US20060270106A1 (en) * 2005-05-31 2006-11-30 Tz-Cheng Chiu System and method for polymer encapsulated solder lid attach
US7416923B2 (en) * 2005-12-09 2008-08-26 International Business Machines Corporation Underfill film having thermally conductive sheet
DE102006012755B4 (en) * 2006-03-17 2012-06-21 Qimonda Ag Process for the production of semiconductor devices
US7749886B2 (en) 2006-12-20 2010-07-06 Tessera, Inc. Microelectronic assemblies having compliancy and methods therefor
US8169789B1 (en) * 2007-04-10 2012-05-01 Nvidia Corporation Graphics processing unit stiffening frame
US7741720B2 (en) 2007-09-25 2010-06-22 Silverbrook Research Pty Ltd Electronic device with wire bonds adhered between integrated circuits dies and printed circuit boards
US7669751B2 (en) 2007-09-25 2010-03-02 Silverbrook Research Pty Ltd Method of forming low profile wire bonds between integrated circuits dies and printed circuit boards
US7659141B2 (en) * 2007-09-25 2010-02-09 Silverbrook Research Pty Ltd Wire bond encapsulant application control
US7618842B2 (en) * 2007-09-25 2009-11-17 Silverbrook Research Pty Ltd Method of applying encapsulant to wire bonds
US20100052156A1 (en) * 2008-08-27 2010-03-04 Advanced Semiconductor Engineering, Inc. Chip scale package structure and fabrication method thereof
JP5031903B2 (en) * 2008-10-01 2012-09-26 シャープ株式会社 Electronic device, lighting device, display device, and television receiver
US8691341B2 (en) * 2011-09-30 2014-04-08 Lexmark International, Inc. Method of controlling the height of encapsulant on an inkjet printhead
GB2500380A (en) * 2012-03-18 2013-09-25 Effect Photonics B V Arrangement and method of making electrical connections
US9622356B2 (en) * 2013-03-14 2017-04-11 Lockheed Martin Corporation Electronic package mounting
EP3063008B1 (en) * 2013-10-28 2020-10-07 Hewlett-Packard Development Company, L.P. Encapsulating a bonded wire with low profile encapsulation
US9805997B2 (en) * 2014-01-27 2017-10-31 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging methods for semiconductor devices with encapsulant ring
US10504841B2 (en) * 2018-01-21 2019-12-10 Shun-Ping Huang Semiconductor package and method of forming the same

Family Cites Families (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3614832A (en) 1966-03-09 1971-10-26 Ibm Decal connectors and methods of forming decal connections to solid state devices
US3390308A (en) 1966-03-31 1968-06-25 Itt Multiple chip integrated circuit assembly
NL158025B (en) 1971-02-05 1978-09-15 Philips Nv PROCESS FOR THE MANUFACTURE OF A SEMICONDUCTOR AND SEMICONDUCTOR DEVICE, MANUFACTURED ACCORDING TO THIS PROCESS.
US3868724A (en) 1973-11-21 1975-02-25 Fairchild Camera Instr Co Multi-layer connecting structures for packaging semiconductor devices mounted on a flexible carrier
US4300153A (en) 1977-09-22 1981-11-10 Sharp Kabushiki Kaisha Flat shaped semiconductor encapsulation
US4312116A (en) 1980-04-14 1982-01-26 International Business Machines Corporation Method of sealing an electronic module in a cap
US4381602A (en) 1980-12-29 1983-05-03 Honeywell Information Systems Inc. Method of mounting an I.C. chip on a substrate
US4536469A (en) 1981-11-23 1985-08-20 Raytheon Company Semiconductor structures and manufacturing methods
US4658332A (en) 1983-04-04 1987-04-14 Raytheon Company Compliant layer printed circuit board
JPS6077446A (en) 1983-10-04 1985-05-02 Matsushita Electric Works Ltd Sealed semiconductor device
CA1226966A (en) 1985-09-10 1987-09-15 Gabriel Marcantonio Integrated circuit chip package
US4918811A (en) 1986-09-26 1990-04-24 General Electric Company Multichip integrated circuit packaging method
US4766670A (en) 1987-02-02 1988-08-30 International Business Machines Corporation Full panel electronic packaging structure and method of making same
KR960006710B1 (en) 1987-02-25 1996-05-22 가부시기가이샤 히다찌세이사꾸쇼 Surface mount plastic package semiconductor integrated circuit and the manufacturing method thereof and well asmount struct
US4915607A (en) 1987-09-30 1990-04-10 Texas Instruments Incorporated Lead frame assembly for an integrated circuit molding system
US4847146A (en) 1988-03-21 1989-07-11 Hughes Aircraft Company Process for fabricating compliant layer board with selectively isolated solder pads
US5072283A (en) 1988-04-12 1991-12-10 Bolger Justin C Pre-formed chip carrier cavity package
JPH01278755A (en) 1988-05-02 1989-11-09 Matsushita Electron Corp Lead frame and resin-sealed semiconductor device using the same
GB8911607D0 (en) 1989-05-19 1989-07-05 Emi Plc Thorn A method of encapsulation for electronic devices and devices so encapsulated
US5258330A (en) 1990-09-24 1993-11-02 Tessera, Inc. Semiconductor chip assemblies with fan-in leads
US5148266A (en) 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies having interposer and flexible lead
US5679977A (en) 1990-09-24 1997-10-21 Tessera, Inc. Semiconductor chip assemblies, methods of making same and components for same
US5148265A (en) 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies with fan-in leads
US5120678A (en) 1990-11-05 1992-06-09 Motorola Inc. Electrical component package comprising polymer-reinforced solder bump interconnection
US5252784A (en) 1990-11-27 1993-10-12 Ibiden Co., Ltd. Electronic-parts mounting board and electronic-parts mounting board frame
US5289346A (en) 1991-02-26 1994-02-22 Microelectronics And Computer Technology Corporation Peripheral to area adapter with protective bumper for an integrated circuit chip
US5203076A (en) 1991-12-23 1993-04-20 Motorola, Inc. Vacuum infiltration of underfill material for flip-chip devices
JP3059560B2 (en) 1991-12-25 2000-07-04 株式会社日立製作所 Method for manufacturing semiconductor device and molding material used therefor
US5249101A (en) 1992-07-06 1993-09-28 International Business Machines Corporation Chip carrier with protective coating for circuitized surface
AU4782293A (en) 1992-07-24 1994-02-14 Tessera, Inc. Semiconductor connection components and methods with releasable lead support
JP3269171B2 (en) 1993-04-08 2002-03-25 セイコーエプソン株式会社 Semiconductor device and clock having the same
US5385869A (en) 1993-07-22 1995-01-31 Motorola, Inc. Semiconductor chip bonded to a substrate and method of making
JP3445641B2 (en) 1993-07-30 2003-09-08 株式会社デンソー Semiconductor device
US5336931A (en) 1993-09-03 1994-08-09 Motorola, Inc. Anchoring method for flow formed integrated circuit covers
US5477611A (en) 1993-09-20 1995-12-26 Tessera, Inc. Method of forming interface between die and chip carrier
IT1266784B1 (en) 1993-11-09 1997-01-21 Dlc Srl INDUSTRIAL PREFABRICATED FLOOR
US5455390A (en) 1994-02-01 1995-10-03 Tessera, Inc. Microelectronics unit mounting with multiple lead bonding
US5834339A (en) 1996-03-07 1998-11-10 Tessera, Inc. Methods for providing void-free layers for semiconductor assemblies
US5663106A (en) 1994-05-19 1997-09-02 Tessera, Inc. Method of encapsulating die and chip carrier
US5776796A (en) 1994-05-19 1998-07-07 Tessera, Inc. Method of encapsulating a semiconductor package
US5688716A (en) 1994-07-07 1997-11-18 Tessera, Inc. Fan-out semiconductor chip assembly
US5518964A (en) 1994-07-07 1996-05-21 Tessera, Inc. Microelectronic mounting with multiple lead deformation and bonding
US5659952A (en) 1994-09-20 1997-08-26 Tessera, Inc. Method of fabricating compliant interface for semiconductor chip
US5929517A (en) * 1994-12-29 1999-07-27 Tessera, Inc. Compliant integrated circuit package and method of fabricating the same
US5720100A (en) 1995-12-29 1998-02-24 Motorola, Inc. Assembly having a frame embedded in a polymeric encapsulant and method for forming same

Cited By (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060022314A1 (en) * 1997-08-14 2006-02-02 Grigg Ford B LOC semiconductor assembled with room temperature adhesive
US8138079B2 (en) 1998-12-21 2012-03-20 Megica Corporation Method of wire bonding over active area of a semiconductor circuit
US6867069B2 (en) * 1999-04-01 2005-03-15 Oki Electric Industry Co., Ltd. Semiconductor package with a chip connected to a wiring substrate using bump electrodes and underfilled with sealing resin
US20040023438A1 (en) * 1999-04-01 2004-02-05 Yoshimi Egawa Semiconductor package with a chip connected to a wiring substrate using bump electrodes and underfilled with sealing resin
US8148806B2 (en) 2000-05-19 2012-04-03 Megica Corporation Multiple chips bonded to packaging structure with low noise and multiple selectable functions
US9018774B2 (en) 2001-03-30 2015-04-28 Qualcomm Incorporated Chip package
US8912666B2 (en) 2001-03-30 2014-12-16 Qualcomm Incorporated Structure and manufacturing method of chip scale package
US8748227B2 (en) 2001-03-30 2014-06-10 Megit Acquisition Corp. Method of fabricating chip package
US8426982B2 (en) 2001-03-30 2013-04-23 Megica Corporation Structure and manufacturing method of chip scale package
US8835221B2 (en) 2001-12-31 2014-09-16 Qualcomm Incorporated Integrated chip package structure using ceramic substrate and method of manufacturing the same
US7898058B2 (en) 2001-12-31 2011-03-01 Megica Corporation Integrated chip package structure using organic substrate and method of manufacturing the same
US9136246B2 (en) 2001-12-31 2015-09-15 Qualcomm Incorporated Integrated chip package structure using silicon substrate and method of manufacturing the same
US9030029B2 (en) 2001-12-31 2015-05-12 Qualcomm Incorporated Chip package with die and substrate
US8535976B2 (en) 2001-12-31 2013-09-17 Megica Corporation Method for fabricating chip package with die and substrate
US8471361B2 (en) 2001-12-31 2013-06-25 Megica Corporation Integrated chip package structure using organic substrate and method of manufacturing the same
US8119446B2 (en) 2001-12-31 2012-02-21 Megica Corporation Integrated chip package structure using metal substrate and method of manufacturing the same
US8492870B2 (en) 2002-01-19 2013-07-23 Megica Corporation Semiconductor package with interconnect layers
US7977763B2 (en) 2002-01-19 2011-07-12 Megica Corporation Chip package with die and substrate
US20050090099A1 (en) * 2002-01-19 2005-04-28 Megic Corporation Thin film semiconductor package and method of fabrication
US8742580B2 (en) 2002-10-15 2014-06-03 Megit Acquisition Corp. Method of wire bonding over active area of a semiconductor circuit
US9142527B2 (en) 2002-10-15 2015-09-22 Qualcomm Incorporated Method of wire bonding over active area of a semiconductor circuit
US8021976B2 (en) 2002-10-15 2011-09-20 Megica Corporation Method of wire bonding over active area of a semiconductor circuit
US8026588B2 (en) 2002-10-15 2011-09-27 Megica Corporation Method of wire bonding over active area of a semiconductor circuit
US9153555B2 (en) 2002-10-15 2015-10-06 Qualcomm Incorporated Method of wire bonding over active area of a semiconductor circuit
US7479411B1 (en) * 2003-01-16 2009-01-20 National Semiconductor Corporation Apparatus and method for forming solder seals for semiconductor flip chip packages
US20090140412A1 (en) * 2004-02-27 2009-06-04 Elpida Memory, Inc. Semiconductor device having improved solder joint and internal lead lifetimes
US7960846B2 (en) * 2004-02-27 2011-06-14 Elpida Memory, Inc. Semiconductor device having improved solder joint and internal lead lifetimes
US9368424B2 (en) * 2004-05-20 2016-06-14 Cypress Semiconductor Corporation Method of fabricating a semiconductor device used in a stacked-type semiconductor device
US20050263871A1 (en) * 2004-05-20 2005-12-01 Yasuhiro Shinma Method of fabricating semiconductor device and semiconductor device
US7999366B2 (en) 2004-11-26 2011-08-16 Stmicroelectronics, S.A. Micro-component packaging process and set of micro-components resulting from this process
US7897436B2 (en) * 2004-11-26 2011-03-01 Stmicroelectronics, S.A. Process for packaging micro-components using a matrix
US20060192260A1 (en) * 2004-11-26 2006-08-31 Stmicroelectronics Sa Process for packaging micro-components using a matrix
US20080153205A1 (en) * 2005-03-11 2008-06-26 Hirotaka Nishizawa Semiconductor device and a method for manufacturing the same
US20100144093A1 (en) * 2005-07-09 2010-06-10 Gautham Viswanadam Integrated Circuit Device and Method of Manufacturing Thereof
US7785928B2 (en) * 2005-07-09 2010-08-31 Gautham Viswanadam Integrated circuit device and method of manufacturing thereof
US20070215997A1 (en) * 2006-03-17 2007-09-20 Martin Standing Chip-scale package
US9391021B2 (en) 2006-08-11 2016-07-12 Qualcomm Incorporated Chip package and method for fabricating the same
US9899284B2 (en) 2006-08-11 2018-02-20 Qualcomm Incorporated Chip package and method for fabricating the same
US20100013082A1 (en) * 2006-08-11 2010-01-21 Megica Corporation Chip package and method for fabricating the same
US11031310B2 (en) 2006-08-11 2021-06-08 Qualcomm Incorporated Chip package
US8168527B2 (en) 2006-09-06 2012-05-01 Megica Corporation Semiconductor chip and method for fabricating the same
US7820487B2 (en) * 2006-09-27 2010-10-26 Fujitsu Semiconductor Limited Manufacturing method of semiconductor device
US20090186451A1 (en) * 2006-09-27 2009-07-23 Fujitsu Microelectronics Limited Manufacturing method of semiconductor device
US20080160670A1 (en) * 2006-12-27 2008-07-03 Atmel Corporation Physical alignment features on integrated circuit devices for accurate die-in-substrate embedding
US20100225009A1 (en) * 2006-12-27 2010-09-09 Atmel Corporation Integrated circuit assemblies with alignment features and devices and methods related thereto
US8044526B2 (en) 2006-12-27 2011-10-25 Atmel Corporation Integrated circuit assemblies with alignment features and devices and methods related thereto
US20080284013A1 (en) * 2007-02-14 2008-11-20 Seiko Epson Corporation Method for manufacturing semiconductor device, and semiconductor device
US8101462B2 (en) * 2007-02-14 2012-01-24 Seiko Epson Corporation Method for manufacturing semiconductor device, and semiconductor device
US8502379B2 (en) 2007-02-14 2013-08-06 Seiko Epson Corporation Method for manufacturing semiconductor device, and semiconductor device
US8937372B2 (en) * 2007-03-21 2015-01-20 Stats Chippac Ltd. Integrated circuit package system with molded strip protrusion
US20080230883A1 (en) * 2007-03-21 2008-09-25 Jae Hak Yee Integrated circuit package system with molded strip protrusion
US9894771B2 (en) * 2007-05-08 2018-02-13 Joseph Charles Fjelstad Occam process for components having variations in part dimensions
US20110315302A1 (en) * 2007-05-08 2011-12-29 Occam Portfolio Llc Occam Process for Components Having Variations in Part Dimensions
US8501540B2 (en) 2008-04-11 2013-08-06 Stats Chippac Ltd. Method for manufacture of inline integrated circuit system
US20120056312A1 (en) * 2010-09-02 2012-03-08 Stats Chippac, Ltd. Semiconductor Device and Method of Forming TSV Semiconductor Wafer with Embedded Semiconductor Die
US8518746B2 (en) * 2010-09-02 2013-08-27 Stats Chippac, Ltd. Semiconductor device and method of forming TSV semiconductor wafer with embedded semiconductor die
US9754858B2 (en) 2010-09-02 2017-09-05 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming TSV semiconductor wafer with embedded semiconductor die
US20120056228A1 (en) * 2010-09-07 2012-03-08 Phostek, Inc. Led chip modules, method for packaging the led chip modules, and moving fixture thereof
US10515931B2 (en) 2011-09-01 2019-12-24 Taiwan Semiconductor Manufacturing Co., Ltd. System in package and method of fabricating same
US8597986B2 (en) 2011-09-01 2013-12-03 Taiwan Semiconductor Manufacturing Co., Ltd. System in package and method of fabricating same
US9881898B2 (en) 2011-11-07 2018-01-30 Taiwan Semiconductor Manufacturing Co.,Ltd. System in package process flow
US10163877B2 (en) 2011-11-07 2018-12-25 Taiwan Semiconductor Manufacturing Co., Ltd. System in package process flow
US20130143364A1 (en) * 2011-12-06 2013-06-06 Taiwan Semiconductor Manufacturing Company, Ltd. Method of processing solder bump by vacuum annealing
US10784221B2 (en) * 2011-12-06 2020-09-22 Taiwan Semiconductor Manufacturing Company, Ltd. Method of processing solder bump by vacuum annealing
CN103943526A (en) * 2013-01-18 2014-07-23 英飞凌科技股份有限公司 Method of manufacturing and testing a chip package
US20160163612A1 (en) * 2014-12-05 2016-06-09 Advanced Semiconductor Engineering, Inc. Semiconductor package and method of manufacturing the same
US10032652B2 (en) * 2014-12-05 2018-07-24 Advanced Semiconductor Engineering, Inc. Semiconductor package having improved package-on-package interconnection

Also Published As

Publication number Publication date
US6359335B1 (en) 2002-03-19

Similar Documents

Publication Publication Date Title
US6232152B1 (en) Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures
US6359335B1 (en) Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures
US5776796A (en) Method of encapsulating a semiconductor package
US6214640B1 (en) Method of manufacturing a plurality of semiconductor packages
US7671451B2 (en) Semiconductor package having double layer leadframe
US6521480B1 (en) Method for making a semiconductor chip package
US6781248B2 (en) Method for encapsulating intermediate conductive elements connecting a semiconductor die to a substrate and semiconductor devices so packaged
US6780747B2 (en) Methods for providing void-free layers for semiconductor assemblies
US7436048B2 (en) Multichip leadframe package
US7518223B2 (en) Semiconductor devices and semiconductor device assemblies including a nonconfluent spacer layer
KR100623505B1 (en) A method of manufacturing a semiconductor device
US8253258B2 (en) Semiconductor device with hollow and throughhole and method of manufacturing same
US6689640B1 (en) Chip scale pin array
US20020006718A1 (en) Compliant semiconductor chip package with fan-out leads and method of making same
US20040113246A1 (en) Method of packaging at a wafer level
US7888179B2 (en) Semiconductor device including a semiconductor chip which is mounted spaning a plurality of wiring boards and manufacturing method thereof
JPH07201918A (en) Semiconductor-device packaging method, lead-tape used therefor, and packaged semiconductor device
US20020039811A1 (en) A method of manufacturing a semiconductor device
KR100389230B1 (en) Individual semiconductor device and its manufacturing method
JP2001053094A (en) Resin sealing method and device
US20050212129A1 (en) Semiconductor package with build-up structure and method for fabricating the same
JP4925832B2 (en) Method for mounting an optical sensor
US8722462B2 (en) Semiconductor package
JP2002270627A (en) Semiconductor device manufacturing method
EP1360722B1 (en) Method of manufacturing a semiconductor device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION