US20020102773A1 - Thin film transistor and method of fabricating the same - Google Patents
Thin film transistor and method of fabricating the same Download PDFInfo
- Publication number
- US20020102773A1 US20020102773A1 US10/105,296 US10529602A US2002102773A1 US 20020102773 A1 US20020102773 A1 US 20020102773A1 US 10529602 A US10529602 A US 10529602A US 2002102773 A1 US2002102773 A1 US 2002102773A1
- Authority
- US
- United States
- Prior art keywords
- layer
- region
- forming
- tft
- interlayer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 11
- 239000010409 thin film Substances 0.000 title abstract description 10
- 239000010410 layer Substances 0.000 claims abstract description 81
- 239000011229 interlayer Substances 0.000 claims abstract description 18
- 229920000642 polymer Polymers 0.000 claims abstract description 11
- 238000000034 method Methods 0.000 claims description 25
- 229910052751 metal Inorganic materials 0.000 claims description 19
- 239000002184 metal Substances 0.000 claims description 19
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 10
- 239000000758 substrate Substances 0.000 claims description 9
- 238000000151 deposition Methods 0.000 claims description 8
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 8
- 239000000463 material Substances 0.000 claims description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 5
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 claims description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 4
- 238000002161 passivation Methods 0.000 claims description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 4
- 239000011521 glass Substances 0.000 claims description 2
- 239000010453 quartz Substances 0.000 claims description 2
- 239000011248 coating agent Substances 0.000 claims 1
- 238000000576 coating method Methods 0.000 claims 1
- 239000003990 capacitor Substances 0.000 abstract description 16
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 238000005406 washing Methods 0.000 description 3
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- 238000005984 hydrogenation reaction Methods 0.000 description 2
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000002861 polymer material Substances 0.000 description 2
- 230000000007 visual effect Effects 0.000 description 2
- 235000008331 Pinus X rigitaeda Nutrition 0.000 description 1
- 235000011613 Pinus brutia Nutrition 0.000 description 1
- 241000018646 Pinus brutia Species 0.000 description 1
- 229920001688 coating polymer Polymers 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000011068 loading method Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78636—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with supplementary region or layer for improving the flatness of the device
Definitions
- Taiwanese application Ser. No. 89109389 Filed on May 11, 2000.
- the invention relates in general to the structure and the manufacturing method of a thin film transistor (TFT), and more particularly to a structure and a manufacturing method of a thin film transistor device, which reduces the short-circuit between different metal layers.
- TFT thin film transistor
- LCDs Liquid Crystal Displays
- the LCD a light, slender display, with a beautiful image that does not tire the eyes even when viewed for hours at a time, is finding its way into many products.
- STN LCD Super-Twisted Nematic mode LCD
- TFT LCD Thin Film Transistor LCD
- Taiwanese application Ser. No. 89109389 Filed on May 11, 2000.
- the invention relates in general to the structure and the manufacturing method of a thin film transistor (TFT), and more particularly to a structure and a manufacturing method of a thin film transistor device, which reduces the short-circuit between different metal layers.
- TFT thin film transistor
- LCDs Liquid Crystal Displays
- the LCD a light, slender display, with a beautiful image that does not tire the eyes even when viewed for hours at a time, is finding its way into many products.
- STN LCD Super-Twisted Nematic mode LCD
- TFT LCD Thin Film Transistor LCD
- FIG. 1 shows the equivalent circuit of the LCD panel. For the purpose of clearly illustrating, only 3 scan lines 101 and 3 data lines are shown herein. However, it is apparent that the real LCD panel includes more than that.
- crossover capacitor determines the delay time of the LCD panel. Larger capacitance of the crossover capacitor causes longer delay time. On the other hand, lower capacitance of the crossover capacitor causes shorter delay time.
- FIG. 2 is the cross-section view of the crossover capacitor of a conventional TFT.
- the crossover capacitor region 200 is composed of a scan line layer 201 , an interlayer 202 and a data line 203 .
- the scan line layer 201 and the data line layer 203 are both metal layers. As it can be referred form the names, the scan line layer 201 and the data line layer 203 in FIG. 2 respectively form the scan line and data line in FIG. 1.
- the scan line layer 201 can be, for example, the gate of the TFT.
- the source region and the drain region thereof can be easily referred and therefore are omitted in FIG. 2.
- the manufacturing methods of the interlayer 202 include at least the following:
- SiNx silicon nitride
- FIG. 3 is the cross-sectional view of a crossover capacitor region, having pin holes, of a conventional TFT.
- the crossover capacitor region 300 includes a scan line layer 301 , an interlayer 302 and a data line layer 303 .
- the chief defect of the TFT in FIG. 3 is the pin holes 304 , which are formed at the edge of the scan line layer 301 during the formation of the interlayer 302 .
- the pine holes 304 could be filled with the material of the data line layer 303 in the following procedure of fabricating the data line layer 303 . Consequently, the data line layer 303 is connected with the scan line layer 301 . Due to the fact that the materials of the data line layer 303 and the scan line layer are both conductors, the connection of the data line layer 303 and the scan line layer 301 results in short-circuit in the crossover capacitor region 300 .
- the edges of the lower metal layer, the scan line layer in this case, are etched to be taper-shaped to reduce the occurrence of short-circuit between different metal layers.
- FIG. 4 is the cross-sectional view, showing the conventional method to modify the TFT in order to eliminate short-circuit.
- the crossover capacitor region as in FIG. 4 includes a scan line layer 401 , an interlayer 402 and a data line layer 403 .
- the edges of the scan line layer 401 are etched to be taper-shaped. Therefore, the interlayer 401 formed thereafter could have better step coverage, which consequently reduces the occurrence of the pin holes and short-circuit. It is clear that this method include at least one additional step to etch the lower metal layer, which conflicts the principle of minimizing fabricating steps.
- Another method for preventing pin holes is to improve the pre-washing procedure before the deposition of the interlayer.
- to improve the pre-washing procedure requires high-stability of each step, which therefore increases the complexity the process.
- the lower metal line (the scan line layer) needs not to be etched as taper-like. Also, a under strict control pre-washing step is not needed. Furthermore, TFT device of a preferred embodiment of the invention has higher yield and the occurrence ratio of short-circuit thereof is greatly reduced.
- a planarization layer of polymer is formed on the interlayer to reduce short-circuit.
- the planarization layer further reduces the capacitance of the crossover capacitor and the delay time of the LCD panel using the TFT is therefor minimized.
- a gate thereof can be design under the data line to increase aperture ratio.
- FIG. 1 (Prior Art) illustrates the equivalent circuit of the LCD panel.
- FIG. 2 is the cross-section view of the crossover capacitor of a conventional TFT.
- FIG. 3 is the cross-sectional view of a crossover capacitor region, having pin holes, of a conventional TFT.
- FIG. 4 (Prior Art) is the cross-sectional view, showing the conventional method to modify the TFT in order to eliminate short-circuit.
- FIG. 5A to FIG. 5C are the cross-sectional views showing the fabrication of the thin film transistor (TFT) device according to a preferred embodiment of the invention.
- FIG. 5A to FIG. 5C are the cross-sectional views showing the fabrication of the thin film transistor (TFT) device according to a preferred embodiment of the invention.
- the TFT is formed on a buffer layer 502 over a substrate 501 .
- the material of the substrate 501 could be silicon wafer, quartz, or alkali-free glass.
- An active layer 520 as the channel region and source/drain (S/D) regions of the TFT is first formed on the buffer layer 502 .
- a gate insulator 503 is formed on the buffer layer 502 , preferrably using Plasma Enhanced Chemical Vapor Deposition (PECVD).
- PECVD Plasma Enhanced Chemical Vapor Deposition
- the gate insulator 503 covers both the S/D regions and the active layer 520 .
- the material of the gate insulator 503 can be any kind of insulating material such as silicon oxide, silicon oxide (SiOx) or silicon nitride (SiNx).
- a gate G as the scan line of the LCD panel is formed on the gate insulating layer 503 over the active layer 520 .
- S/D regions are formed by doping the active layer 520 , preferrably using ion implantation.
- TFT with a gate G over the S/D regions as shown in FIG. 5A is so-called Top Gate TFT.
- an interlayer 504 is formed over the gate insulating layer 503 and the gate G.
- the interlayer 504 can be formed by, for example, the following methods:
- SiNx silicon nitride
- the interlayer 504 can be an oxide/polymer double layer structure and a single polymer layer.
- a planarization layer 505 is formed on the interlayer 504 .
- the planarization layer 505 is fabricated preferrably by coating polymers smoothly over the interlayer 504 , using spin-on and the preferred thickness of the planarization layer 505 is about 1-5 ⁇ m.
- the planarization layer 505 is one of the characteristics of the invention. The formation of the planarization layer 505 greatly reduces the occurrence of short-circuit between different metal layers and consequently increase the yield of the LCD panel.
- Transparency and dielectric constant are two criteria for choosing the polymer material for the planarization layer 505 .
- the capacitance of the crossover capacitor is a function of the value of dielectric constant of the polymer.
- the delay time of the LCD panel is a function of the capacitance of the crossover capacitor. Therefore, dielectric constant of the polymer determines the delay time of the LCD panel.
- Ideal material for LCD is polymer having dielectric constant of about 1.5-3.5 and high transparency. Polymers such as BCB (Dow Chemical) and PC403 (JSR) are preferred.
- via holes 506 , 507 are formed, using methods such as photolithography and etching. Via holes 506 , 507 are formed down to the S/D regions. In other words, S/D regions are exposed at this stage. Photo-resist used for forming the via holes can be either positive photo-resist or negative photo-resist.
- a metal layer is formed, for example, by deposition over the substrate and to fill the via holes 506 , 507 .
- the metal layer is then patterned to form metal lines 508 , 509 , connecting to S/D regions.
- a passivation layer 510 is next formed over the planarization layer 505 , covering the metal lines 508 , 509 .
- a conductive layer 511 coupled to the metal lines 508 , 509 is to be formed.
- the process of forming the conductive layer 511 includes: defining an opening through the passivation layer 510 to expose the metal lines 508 , 509 , and filling conductive material in the opening.
- the conductive layer 511 is used as the data line of the LCD panel.
- Preferred material of the conductive layer 511 can be Indium Tin Oxide (ITO).
- ITO Indium Tin Oxide
- the delay time of the LCD panel can be reduced by using proper polymer material of the planarization layer.
- the gate G can be designed under the data line layer to increase the aperture ratio. The occurrence ratio of short-circuit will not be effected by this design.
Abstract
A thin film transistor (TFT) and method of fabricating the same. A planarization layer of polymer is formed on the interlayer to reduce short-circuit. The planarization layer further reduces the capacitance of the crossover capacitor and the delay time of the LCD panel using the TFT is therefor minimized. A gate thereof can be design under the data line to increase aperture ratio.
Description
- This application is a divisional of copending application serial number 09/680,935, which was filed on Oct. 10, 2000
- This application incorporates by reference Taiwanese application Ser. No. 89109389, Filed on May 11, 2000.
- 1. Field of the Invention
- The invention relates in general to the structure and the manufacturing method of a thin film transistor (TFT), and more particularly to a structure and a manufacturing method of a thin film transistor device, which reduces the short-circuit between different metal layers.
- 2. Description of the Related Art
- Liquid Crystal Displays (LCDs) are turning up everywhere these days. The LCD, a light, slender display, with a beautiful image that does not tire the eyes even when viewed for hours at a time, is finding its way into many products.
- Specific applications with significant growth potential for LCD, include portable computers, desktop computers, audio visual equipment.
- Super-Twisted Nematic mode LCD (STN LCD) and Thin Film Transistor LCD (TFT LCD) are the two popular types of LCDs nowadays. They are usually applied in different devices. Due to the wide view angle of the TFT
- This application incorporates by reference Taiwanese application Ser. No. 89109389, Filed on May 11, 2000.
- 1. Field of the Invention
- The invention relates in general to the structure and the manufacturing method of a thin film transistor (TFT), and more particularly to a structure and a manufacturing method of a thin film transistor device, which reduces the short-circuit between different metal layers.
- 2. Description of the Related Art Liquid Crystal Displays (LCDs) are turning up everywhere these days. The LCD, a light, slender display, with a beautiful image that does not tire the eyes even when viewed for hours at a time, is finding its way into many products.
- Specific applications with significant growth potential for LCD, include portable computers, desktop computers, audio visual equipment.
- Super-Twisted Nematic mode LCD (STN LCD) and Thin Film Transistor LCD (TFT LCD) are the two popular types of LCDs nowadays. They are usually applied in different devices. Due to the wide view angle of the TFT LCD, the TFT LCD is more widely incorporated.
- FIG. 1 shows the equivalent circuit of the LCD panel. For the purpose of clearly illustrating, only 3
scan lines 101 and 3 data lines are shown herein. However, it is apparent that the real LCD panel includes more than that. - As shown in FIG. 1, there is a crossover capacitor at the crossover of each
scan line 101 anddata line 102. The crossover capacitor determines the delay time of the LCD panel. Larger capacitance of the crossover capacitor causes longer delay time. On the other hand, lower capacitance of the crossover capacitor causes shorter delay time. - FIG. 2 is the cross-section view of the crossover capacitor of a conventional TFT. The
crossover capacitor region 200 is composed of ascan line layer 201, aninterlayer 202 and adata line 203. Thescan line layer 201 and thedata line layer 203 are both metal layers. As it can be referred form the names, thescan line layer 201 and thedata line layer 203 in FIG. 2 respectively form the scan line and data line in FIG. 1. Thescan line layer 201 can be, for example, the gate of the TFT. The source region and the drain region thereof can be easily referred and therefore are omitted in FIG. 2. - The manufacturing methods of the
interlayer 202 include at least the following: - 1. depositing silicon oxide (SiOx) and performing hydrogen plasma hydrogenation; and
- 2. depositing silicon nitride (SiNx) by PECVD and high temperature annealing.
- During the fabrication of the TFT, the problem of short-circuit should be overcome, in addition to other basic requirements of the device property like the follow of current and the value of threshold voltage. Short-circuit between two different metal layers causes heavy loading of the system during driving, which therefore interrupts the normal procedure.
- FIG. 3 is the cross-sectional view of a crossover capacitor region, having pin holes, of a conventional TFT. The
crossover capacitor region 300 includes ascan line layer 301, aninterlayer 302 and adata line layer 303. The chief defect of the TFT in FIG. 3 is thepin holes 304, which are formed at the edge of thescan line layer 301 during the formation of theinterlayer 302. Thepine holes 304 could be filled with the material of thedata line layer 303 in the following procedure of fabricating thedata line layer 303. Consequently, thedata line layer 303 is connected with thescan line layer 301. Due to the fact that the materials of thedata line layer 303 and the scan line layer are both conductors, the connection of thedata line layer 303 and thescan line layer 301 results in short-circuit in thecrossover capacitor region 300. - Conventionally, the edges of the lower metal layer, the scan line layer in this case, are etched to be taper-shaped to reduce the occurrence of short-circuit between different metal layers.
- FIG. 4 is the cross-sectional view, showing the conventional method to modify the TFT in order to eliminate short-circuit. The crossover capacitor region as in FIG. 4 includes a
scan line layer 401, aninterlayer 402 and adata line layer 403. The edges of thescan line layer 401 are etched to be taper-shaped. Therefore, theinterlayer 401 formed thereafter could have better step coverage, which consequently reduces the occurrence of the pin holes and short-circuit. It is clear that this method include at least one additional step to etch the lower metal layer, which conflicts the principle of minimizing fabricating steps. - Another method for preventing pin holes is to improve the pre-washing procedure before the deposition of the interlayer. However, to improve the pre-washing procedure requires high-stability of each step, which therefore increases the complexity the process.
- It is therefore an object of the invention to provide an improved and simplified structure and process of TFT to solve the above-mentioned problems. According to a preferred embodiment of the invention, the lower metal line (the scan line layer) needs not to be etched as taper-like. Also, a under strict control pre-washing step is not needed. Furthermore, TFT device of a preferred embodiment of the invention has higher yield and the occurrence ratio of short-circuit thereof is greatly reduced.
- It is another object of the invention to provide a TFT and a method of forming the same. A planarization layer of polymer is formed on the interlayer to reduce short-circuit. The planarization layer further reduces the capacitance of the crossover capacitor and the delay time of the LCD panel using the TFT is therefor minimized. A gate thereof can be design under the data line to increase aperture ratio.
- Other objects, features, and advantages of the invention will become apparent from the following detailed description of the preferred but non-limiting embodiments. The description is made with reference to the accompanying drawings in which:
- FIG. 1 (Prior Art) illustrates the equivalent circuit of the LCD panel.
- FIG. 2 (Prior Art) is the cross-section view of the crossover capacitor of a conventional TFT.
- FIG. 3 (Prior Art) is the cross-sectional view of a crossover capacitor region, having pin holes, of a conventional TFT.
- FIG. 4 (Prior Art) is the cross-sectional view, showing the conventional method to modify the TFT in order to eliminate short-circuit.
- FIG. 5A to FIG. 5C are the cross-sectional views showing the fabrication of the thin film transistor (TFT) device according to a preferred embodiment of the invention.
- FIG. 5A to FIG. 5C are the cross-sectional views showing the fabrication of the thin film transistor (TFT) device according to a preferred embodiment of the invention.
- As shown in FIG. 5A, the TFT is formed on a
buffer layer 502 over asubstrate 501. The material of thesubstrate 501 could be silicon wafer, quartz, or alkali-free glass. Anactive layer 520 as the channel region and source/drain (S/D) regions of the TFT is first formed on thebuffer layer 502. Next, agate insulator 503 is formed on thebuffer layer 502, preferrably using Plasma Enhanced Chemical Vapor Deposition (PECVD). Thegate insulator 503 covers both the S/D regions and theactive layer 520. The material of thegate insulator 503 can be any kind of insulating material such as silicon oxide, silicon oxide (SiOx) or silicon nitride (SiNx). - Then, a gate G as the scan line of the LCD panel is formed on the
gate insulating layer 503 over theactive layer 520. S/D regions are formed by doping theactive layer 520, preferrably using ion implantation. TFT with a gate G over the S/D regions as shown in FIG. 5A is so-called Top Gate TFT. - Then, as shown in FIG. 5B, an
interlayer 504 is formed over thegate insulating layer 503 and the gate G. Theinterlayer 504 can be formed by, for example, the following methods: - 1, depositing silicon oxide (SiOx) and performing hydrogen plasma hydrogenation; or
- 2. depositing silicon nitride (SiNx) by PECVD and high temperature annealing.
- Moreover, the
interlayer 504 can be an oxide/polymer double layer structure and a single polymer layer. - Then, a
planarization layer 505 is formed on theinterlayer 504. Theplanarization layer 505 is fabricated preferrably by coating polymers smoothly over theinterlayer 504, using spin-on and the preferred thickness of theplanarization layer 505 is about 1-5 μm. Theplanarization layer 505 is one of the characteristics of the invention. The formation of theplanarization layer 505 greatly reduces the occurrence of short-circuit between different metal layers and consequently increase the yield of the LCD panel. - Transparency and dielectric constant are two criteria for choosing the polymer material for the
planarization layer 505. The capacitance of the crossover capacitor is a function of the value of dielectric constant of the polymer. Also, the delay time of the LCD panel is a function of the capacitance of the crossover capacitor. Therefore, dielectric constant of the polymer determines the delay time of the LCD panel. Ideal material for LCD is polymer having dielectric constant of about 1.5-3.5 and high transparency. Polymers such as BCB (Dow Chemical) and PC403 (JSR) are preferred. - After the formation of the
planarization layer 505, viaholes holes - Then, as shown in FIG. 5C, a metal layer is formed, for example, by deposition over the substrate and to fill the via holes506, 507. The metal layer is then patterned to form
metal lines - A
passivation layer 510 is next formed over theplanarization layer 505, covering themetal lines - Then, a
conductive layer 511 coupled to themetal lines conductive layer 511 includes: defining an opening through thepassivation layer 510 to expose themetal lines conductive layer 511 is used as the data line of the LCD panel. Preferred material of theconductive layer 511 can be Indium Tin Oxide (ITO). Forming the planarization layer over the interlayer is one of the characteristics of the structure and the method of the TFT according to a preferred embodiment of the invention. The problem of short-circuit can be overcome simply by using the planarization layer instead of the conventional step of etching the lower conductive layer, that is, the scan line layer, to be taper-like. - Furthermore, the delay time of the LCD panel can be reduced by using proper polymer material of the planarization layer.
- The gate G can be designed under the data line layer to increase the aperture ratio. The occurrence ratio of short-circuit will not be effected by this design.
- While the invention has been described by way of example and in terms of the preferred embodiment, it is to be understood that the invention is not limited to the disclosed embodiment. To the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.
Claims (11)
1. A method of fabricating a TFT, comprising:
providing a silicon substrate;
forming a channel region, a first S/D region, and a second S/D region;
forming a gate insulating layer;
forming a gate;
forming an interlayer;
forming a planarization layer;
forming a fist via hole and a second via hole, wherein the first via hole and the second via hole pass through the planarization layer and the interlayer to connect with the first S/D region and the second S/D region, respectively; p1 depositing and defining a metal layer to form a first S/D region metal line and a second S/D region metal line;
forming a passivation layer;
defining an opening, which passes through the passivation layer to connect with the first S/D region metal line; and
forming a conductive layer.
2. The method of claim 1 , wherein the silicon substrate is a quartz substrate.
3. The method of claim 1 , wherein the silicon substrate is a glass substrate.
4. The method of claim 1 , further comprising:
forming a buffer layer above the silicon substrate and below the first S/D region and the second S/D region.
5. The method of claim 1 , wherein the gate insulating layer is formed, using Silicon Oxide as material.
6. The method of claim 1 , wherein the gate insulating layer is formed by depositing Silicon Nitride, using Plasma Enhanced Chemical Vapor Deposition.
7. The method of claim 1 , wherein the planarization layer is formed by coating a layer of polymer.
8. The method of claim 7 , wherein the interlayer has a dielectric constant of about 1.5-3.5.
9. The method of claim 7 , wherein the polymer is BCB.
10. The method of claim 7 , wherein the polymer us PC403.
11. The method of claim 2 , wherein the conductive layer is an ITO layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/105,296 US20020102773A1 (en) | 2000-05-11 | 2002-03-26 | Thin film transistor and method of fabricating the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW89109389 | 2000-05-11 | ||
TW89109389A TW445651B (en) | 2000-05-11 | 2000-05-11 | Thin film transistor device structure and manufacturing method thereof |
US09/680,935 US6552361B1 (en) | 2000-10-10 | 2000-10-10 | Thin film transistor device |
US10/105,296 US20020102773A1 (en) | 2000-05-11 | 2002-03-26 | Thin film transistor and method of fabricating the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/680,935 Division US6552361B1 (en) | 2000-05-11 | 2000-10-10 | Thin film transistor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020102773A1 true US20020102773A1 (en) | 2002-08-01 |
Family
ID=24733108
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/680,935 Expired - Lifetime US6552361B1 (en) | 2000-05-11 | 2000-10-10 | Thin film transistor device |
US10/105,296 Abandoned US20020102773A1 (en) | 2000-05-11 | 2002-03-26 | Thin film transistor and method of fabricating the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/680,935 Expired - Lifetime US6552361B1 (en) | 2000-05-11 | 2000-10-10 | Thin film transistor device |
Country Status (1)
Country | Link |
---|---|
US (2) | US6552361B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016140975A1 (en) * | 2015-03-02 | 2016-09-09 | Cbrite Inc. | Reversed flexible tft back-panel by glass substrate removal |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4142205B2 (en) * | 1999-05-19 | 2008-09-03 | オリンパス株式会社 | Electronic still camera |
US20090093074A1 (en) * | 2004-04-23 | 2009-04-09 | Jae Hyung Yi | Light Emission From Silicon-Based Nanocrystals By Sequential Thermal Annealing Approaches |
US20060140239A1 (en) * | 2004-04-23 | 2006-06-29 | Negro Luca D | Silicon rich nitride CMOS-compatible light sources and Si-based laser structures |
CN104425622B (en) * | 2013-09-04 | 2018-04-20 | 北京京东方光电科技有限公司 | Thin film transistor (TFT), array base palte and preparation method thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6057038A (en) * | 1996-08-02 | 2000-05-02 | Sharp Kabushiki Kaisha | Substrate for use in display element, method of manufacturing the same, and apparatus for manufacturing the same |
US6100954A (en) * | 1996-03-26 | 2000-08-08 | Lg Electronics Inc. | Liquid crystal display with planarizing organic gate insulator and organic planarization layer and method for manufacturing |
US6128060A (en) * | 1997-05-27 | 2000-10-03 | Sharp Kabushiki Kaisha | Liquid crystal display device having openings formed in interlayer insulating layer |
US6528820B1 (en) * | 1996-01-19 | 2003-03-04 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of fabricating same |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3429440B2 (en) * | 1997-10-24 | 2003-07-22 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
-
2000
- 2000-10-10 US US09/680,935 patent/US6552361B1/en not_active Expired - Lifetime
-
2002
- 2002-03-26 US US10/105,296 patent/US20020102773A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6528820B1 (en) * | 1996-01-19 | 2003-03-04 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of fabricating same |
US6100954A (en) * | 1996-03-26 | 2000-08-08 | Lg Electronics Inc. | Liquid crystal display with planarizing organic gate insulator and organic planarization layer and method for manufacturing |
US6057038A (en) * | 1996-08-02 | 2000-05-02 | Sharp Kabushiki Kaisha | Substrate for use in display element, method of manufacturing the same, and apparatus for manufacturing the same |
US6128060A (en) * | 1997-05-27 | 2000-10-03 | Sharp Kabushiki Kaisha | Liquid crystal display device having openings formed in interlayer insulating layer |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016140975A1 (en) * | 2015-03-02 | 2016-09-09 | Cbrite Inc. | Reversed flexible tft back-panel by glass substrate removal |
Also Published As
Publication number | Publication date |
---|---|
US6552361B1 (en) | 2003-04-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3122453B2 (en) | Insulation structure for amorphous silicon thin film transistor | |
US7515216B2 (en) | Liquid crystal display and fabrication method thereof | |
US7470572B2 (en) | Thin film transistor liquid crystal display and manufacturing method thereof | |
US5168074A (en) | Active matrix liquid crystal display fabrication for grayscale | |
EP0745886A2 (en) | An active matrix liquid crystal device and manufacturing method | |
US8610871B2 (en) | Method for forming multilayer structure, method for manufacturing display panel, and display panel | |
US7477350B2 (en) | Thin film array panel | |
US5874326A (en) | Method for fabricating thin film transistor | |
US7119368B2 (en) | Thin film transistor array panel and manufacturing method thereof | |
US5721164A (en) | Method of manufacturing thin film transistors | |
US5831692A (en) | Stacked capacitor structures for liquid crystal displays and related methods | |
EP3185287A1 (en) | Array substrate and manufacturing method thereof, and display device | |
US7023016B2 (en) | Thin film transistor array panel and manufacturing method thereof | |
KR20010058159A (en) | Method for manufacturing tft-lcd | |
KR0161461B1 (en) | Manufacturing method of polysilicon thin film transistor liquid crystal display | |
WO2020140375A1 (en) | Array substrate, display device, and fabricating method thereof | |
US6552361B1 (en) | Thin film transistor device | |
US7501652B2 (en) | Thin film transistor structure and manufacturing method thereof | |
US6916691B1 (en) | Method of fabricating thin film transistor array substrate and stacked thin film structure | |
KR20010016714A (en) | Liquid crystal display device | |
US6861671B2 (en) | Thin film transistor liquid crystal display and fabrication method thereof | |
KR100443828B1 (en) | Liquid Crystal Display Device And Method of Fabricating The Same | |
JP2002196362A (en) | Liquid crystal display device and method for manufacturing the same | |
JP3537938B2 (en) | Method for manufacturing active matrix display device | |
KR100641731B1 (en) | Liquid Crystal Display Device and Method of Fabricating the Same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |