US20020053726A1 - Semiconductor device attaining both high speed processing and sufficient cooling capacity - Google Patents

Semiconductor device attaining both high speed processing and sufficient cooling capacity Download PDF

Info

Publication number
US20020053726A1
US20020053726A1 US09/986,413 US98641301A US2002053726A1 US 20020053726 A1 US20020053726 A1 US 20020053726A1 US 98641301 A US98641301 A US 98641301A US 2002053726 A1 US2002053726 A1 US 2002053726A1
Authority
US
United States
Prior art keywords
semiconductor device
heat sink
semiconductor
chips
coolant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/986,413
Other versions
US6611057B2 (en
Inventor
Kazuyuki Mikubo
Sakae Kitajo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Assigned to NEC CORPORATION reassignment NEC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KITAJO, SAKAE, MIKUBO, KAZUYUKI
Publication of US20020053726A1 publication Critical patent/US20020053726A1/en
Application granted granted Critical
Publication of US6611057B2 publication Critical patent/US6611057B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/144—Stacked arrangements of planar printed circuit boards
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06589—Thermal management, e.g. cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Definitions

  • the present invention relates to a semiconductor device, and in particular, to a semiconductor device having two or more IC modules which are stacked up into three-dimensional structure, in which both high speed operation and enough cooling capacity are realized.
  • FIG. 1 is a schematic diagram showing an example of the composition of a conventional semiconductor device which is employed in supercomputers, parallel computers, etc.
  • the conventional semiconductor device of FIG. 1 includes four semiconductor modules 80 .
  • Each semiconductor module 80 includes a motherboard 81 and a plurality of packages (one or two high-speed high-power CPU packages 82 , memory (DIMM: Dual In-line Memory Module) packages 83 , etc.) which are closely mounted on the motherboard 81 .
  • packages one or two high-speed high-power CPU packages 82 , memory (DIMM: Dual In-line Memory Module) packages 83 , etc.
  • DIMM Dual In-line Memory Module
  • an air-cooled metal heat sink 84 is attached to the top surface of each CPU package 82 in order to maintain the temperature of the CPU package 82 below an allowable temperature.
  • the heat sink 84 has a plurality of radiating fins which are arranged at predetermined intervals. Forced-air cooling of the CPU packages 82 is carried out by use of an unshown cooling fan which blows air on the radiating fins of the heat sinks 84 .
  • the semiconductor modules 80 having such composition are mounted on a rack 85 in parallel and at even intervals.
  • a cooling device has been proposed in order to cope with the increase of heat emission density when CPUs (for portable devices) of low power consumption are mounted closely.
  • the cooling device which is designed to be applied to small-sized electronic equipment such as notebook computers, a plurality of IC chips are mounted on a motherboard and such motherboards are stacked so as to have three-dimensional structure.
  • the key feature of the cooling device is its specific three-dimensional structure, in which the motherboards on which the IC chips are mounted are stood upright and plate-like heat pipes (whose inner walls are formed to have capillary structure) are placed between the motherboards so as to make thermal contact with the IC chips (or the motherboards).
  • the operation of the cooling device is as follows.
  • coolant in the plate-like heat pipe evaporates and the evaporated coolant moves to a low-temperature part of the plate-like heat pipe as bubble current.
  • the evaporated coolant bubble current
  • reaches a heat sink which is provided to the upper end of the plate-like heat pipe, and the evaporated coolant which is cooled by the heat sink is condensed into liquid.
  • the coolant condensed into liquid returns to heated part of the plate-like heat pipe (near the IC chips) by capillarity or gravity.
  • the cycle (evaporation ⁇ movement ⁇ condensation ⁇ movement ⁇ evaporation) is repeated by the coolant and thereby heat transport and cooling is carried out continuously.
  • the thin plate-like heat pipes packing volume of the semiconductor device is reduced and signal lines between the IC chips are shortened in comparison with the conventional air cooling system using air-cooled heat sinks.
  • the volume ratio of the air-cooled heat sinks in the semiconductor device is necessitated to be large, thereby signal lines for providing connection between IC chips are necessitated to be long.
  • the long signal lines cause delay and attenuation of signals, thereby speeding up of the processing speed becomes impossible.
  • cooling capacity can not be increased more than over 10 watts per chip if three-dimensional packing structure is constructed by use of high-speed high-power chips (100W class power consumption) which are employed for high-performance computers. Therefore, the technique of the document can not be employed for the cooling of high-power chips in three-dimensional packing structure.
  • a semiconductor device in which a semiconductor module is constructed by use of a wiring board, one or more IC chips which are mounted on the wiring board and which emit heat during their operation, and one or more heat sinks which are attached to the IC chips via a thermal-conductive adhesive and are forcedly cooled by a coolant flowing through channels which are formed therein, and two or more of such semiconductor modules are stacked up into three-dimensional structure.
  • the wiring board of each semiconductor module is provided with sockets having I/O pins and concavities. Electrical connection between adjacent semiconductor modules of the semiconductor device is established by inserting the I/O pins of the sockets of one semiconductor module into the concavities of the sockets of the other semiconductor module.
  • the channels in the heat sink are implemented by a plurality of channel grooves which are generated between a plurality of fins which are formed in a cavity inside the heat sink at predetermined intervals.
  • the heat sink in the third aspect, includes: a first metal block having the channel grooves and the fins; and a second metal block which is joined to the first metal block so as to cover the fins of the first metal block.
  • each of the fins of the heat sink is provided with slopes at its both ends.
  • the width of the channel groove in the heat sink is set to 0.05 mm ⁇ 0.4 mm.
  • the width of the channel groove in the heat sink is set to 0.2 mm ⁇ 0.25 mm.
  • the length of the channel groove in the heat sink is set to the length of the IC chip or more.
  • the thickness of the heat sink is set to 1 mm or less.
  • the semiconductor device further comprises a forcedly air-cooled radiator for cooling the coolant.
  • a semiconductor device comprising two or more semiconductor modules which are stacked up into three-dimensional structure.
  • the semiconductor module includes a wiring board, one or more IC chips which are mounted on the wiring board and which emit heat during their operation, and one or more heat sinks which are attached to some of the IC chips via a thermal-conductive adhesive and are forcedly cooled by a coolant flowing through channels which are formed therein.
  • the wiring board of each semiconductor module is provided with sockets having I/O pins and concavities. Electrical connection between adjacent semiconductor modules of the semiconductor device is established by inserting the I/O pins of the sockets of one semiconductor module into the concavities of the sockets of the other semiconductor module.
  • the channels in the heat sink are implemented by a plurality of channel grooves which are generated between a plurality of fins which are formed in a cavity inside the heat sink at predetermined intervals.
  • the heat sink includes: a first metal block having the channel grooves and the fins; and a second metal block which is joined to the first metal block so as to cover the fins of the first metal block.
  • each of the fins of the heat sink is provided with slopes at its both ends.
  • the width of the channel groove in the heat sink is set to 0.05 mm ⁇ 0.4 mm.
  • the width of the channel groove in the heat sink is set to 0.2 mm ⁇ 0.25 mm.
  • the length of the channel groove in the heat sink is set to the length of the IC chip or more.
  • the thickness of the heat sink is set to 1 mm or less.
  • the semiconductor device further comprises a forcedly air-cooled radiator for cooling the coolant.
  • FIG. 1 is a schematic diagram showing an example of the composition of a conventional semiconductor device which is employed in supercomputers, parallel computers, etc.;
  • FIG. 2 is a cross sectional view showing a semiconductor device in accordance with a first embodiment of the present invention
  • FIGS. 3A and 3B are an enlarged plan view and an enlarged cross sectional view showing an IC chip and a microminiature heat sink which are mounted on a wiring board of the semiconductor device of FIG. 2;
  • FIG. 4 is an enlarged plan view showing part of a wiring board of the semiconductor device of FIG. 2 including an IC chip and a microminiature heat sink;
  • FIG. 5 is a cross sectional view of the part of FIG. 4 taken along the line A-A′ shown in FIG. 4;
  • FIG. 6 is a graph showing cooling capacities of semiconductor devices in accordance with the present invention which are obtained based on theoretical calculations and experimental results;
  • FIG. 7A and FIG. 7B are enlarged cross sectional views showing an example of the composition of a socket and I/O pins of the semiconductor device in accordance with the present invention.
  • FIG. 8 is a schematic diagram showing an example of a process for manufacturing the microminiature heat sink.
  • FIG. 2 is a cross sectional view showing a semiconductor device in accordance with a first embodiment of the present invention.
  • FIGS. 3A and 3B are an enlarged plan view and an enlarged cross sectional view showing an IC chip 4 and a microminiature heat sink 6 which are mounted on a wiring board 2 of the semiconductor device of FIG. 2.
  • the semiconductor device of the first embodiment is implemented as a three-dimensional semiconductor module which is composed of a plurality of (four in the example of FIG. 2) semiconductor modules 1 A ⁇ 1 D.
  • the semiconductor modules 1 A ⁇ 1 D have the same composition, and thus an explanation will hereafter be given on the semiconductor module 1 A only.
  • the semiconductor module 1 A includes a wiring board 2 , an interposer 3 which is mounted on the wiring board 2 , an IC chip 4 which is connected to the interposer 3 via solder bumps 3 A in the flip-chip connection, and a plurality of memory chips 5 which are also mounted on the wiring board 2 .
  • Each IC chip 4 is provided with a microminiature heat sink 6 .
  • the microminiature heat sink 6 is attached to the IC chip 4 by use of a thermal-conductive adhesive 22 .
  • the thickness of the microminiature heat sink 6 is set to 1 mm or less, for example.
  • connection between the interposer 3 and the IC chip 4 is provided by chip bumps 21 .
  • the connection between the interposer 3 and the wiring board 2 is provided by BGA bumps 20 .
  • a plurality of channel grooves 7 are formed inside the microminiature heat sink 6 . Walls between the channel grooves 7 function as microfins 8 .
  • coolant 30 which will be explained referring to FIG. 4 is supplied by an unshown cooling pump.
  • low-profile sockets 9 having I/O pins 10 are attached to a wiring pattern on the surface of the wiring board 2 of each semiconductor module ( 1 A ⁇ 1 D) as shown in FIG. 2.
  • the socket 9 is provided with concavities so that I/O pins 10 of another semiconductor module 1 can be inserted thereto.
  • Each wiring board 2 is connected to another wiring board 2 below itself by use of the I/O pins 10 .
  • the I/O pins 10 of the lowermost wiring board 2 are electrically connected to an unshown wiring pattern of a motherboard 11 .
  • the IC chip 4 consuming high power emits large amounts of heat, and the heat emitted by the IC chip 4 is conducted through a path: IC chip 4 ⁇ thermal-conductive adhesive 22 ⁇ microminiature heat sink 6 .
  • the heat conducted to the microminiature heat sink 6 is transferred to the coolant 30 inside the channel grooves 7 of the microminiature heat sink 6 , thereby heat conduction and cooling are carried out efficiently.
  • effective contact area between the coolant 30 of the microminiature heat sink 6 and the IC chip 4 can be made large and thereby efficient heat conduction and cooling can be attained.
  • the cooling capacity of the microminiature heat sink 6 can be set and controlled arbitrarily by appropriately setting the number of the channel grooves 7 . Therefore, almost all the heat emitted by the IC chip 4 is absorbed into the microminiature heat sink 6 , thereby thermal interference between adjacent semiconductor modules 1 A ⁇ 1 D is avoided.
  • the thermal resistivity of the microminiature heat sink 6 can be reduced by increasing the number of the channel grooves 7 since contact area between the coolant 30 and the microfins 8 increases.
  • pressure loss in the channel increases as the number of the channel grooves 7 is increased. Therefore, the number of the channel grooves 7 should be determined properly depending on the performance of the cooling pump. Therefore, the present inventors studied the relationship between the thermal resistivity of the IC chip 4 and the pressure loss in the channel grooves 7 by use of the following theoretical equations, taking the performance (power) of the cooling pump into consideration.
  • the thermal resistivity (Rtot) of the IC chip 4 can be expressed as the sum of thermal resistivity (Rfin) of the microminiature heat sink 6 and thermal resistivity (Rgrease) of the thermal-conductive adhesive 22 connecting the IC chip 4 and the microminiature heat sink 6 .
  • thermo resistivity (Rfin) of the microminiature heat sink 6 can be expressed by the following equation (1):
  • the first term and the second term on the right side denote thermal resistivity of the microminiature heat sink 6 itself and thermal resistivity due to a temperature rise of the coolant 30 , respectively.
  • ⁇ denotes thermal conductivity of coolant
  • Nu denotes the Nusselt number
  • L denotes heat sink length
  • W denotes heat sink width
  • Wc denotes channel groove width
  • ⁇ denotes an area ratio: (effective coolant contact area)/(heat emission area)
  • ⁇ denotes microfin efficiency
  • ⁇ denotes coolant density
  • Cp denotes coolant specific heat
  • f denotes coolant flow.
  • thermal resistivity (Rgrease) of the thermal-conductive adhesive 22 connecting the IC chip 4 and the microminiature heat sink 6 can be expressed by the following equation (2):
  • t denotes the thickness of the thermal-conductive adhesive 22
  • ⁇ denotes thermal conductivity of the thermal-conductive adhesive 22
  • A denotes the area of heat source.
  • FIG. 4 is an enlarged plan view showing part of a wiring board 2 of the semiconductor device of FIG. 2 including an IC chip 4 and a microminiature heat sink 6 .
  • FIG. 5 is a cross sectional view of the part of FIG. 4 taken along the line A-A′ shown in FIG. 4. When the coolant 30 flows through the channel grooves 7 , nonnegligible pressure loss occurs. In the case of FIG.
  • the pressure loss can be divided into two parts: a “friction pressure loss PL1” which is caused by friction between the coolant 30 and walls of the channel grooves 7 and a “local pressure loss PL2” which is caused by changes of cross sections of channels.
  • the total pressure loss can be obtained by adding the pressure losses PL 1 and PL 2 together.
  • the friction pressure loss PL 1 (caused by friction between the coolant 30 and walls of the microfins 8 ) can be expressed as follows:
  • the local pressure loss PL 2 can be expressed as follows:
  • ⁇ denotes a local loss coefficient due to the changes of cross sections of channels.
  • the thermal resistivity has to be set 0.55° C./W or less.
  • an optimum value for the channel groove width Wc was calculated taking the performance of the cooling pump (pressure: 10 5 Pa, flow: 1 liter/min) in consideration.
  • the calculation of the channel groove width Wc was conducted by use of the above equations assuming that the flow of the coolant 30 in the channel grooves 7 is 200 cc/min, the temperature of the coolant 30 is 30° C., and the height of the channel groove 7 is 0.3 mm. According to the calculation, the thermal resistivity gets lower as the channel groove width Wc is made narrower. However, if the channel groove width Wc is decreased below 0.2 mm, the pressure loss increases rapidly, and taking other pressure loss into account, shortage of the cooling pump power (10 5 Pa) is expected. Therefore, in the case where a cooling pump of such limited power is used, the width Wc of the channel groove 7 should be set to 0.2 mm or more.
  • the cooling of the IC chips 4 of the 100W class power consumption can be attained in the semiconductor module of this embodiment by setting the channel groove width Wc at 0.2 mm ⁇ 0.25 mm.
  • the channel groove width Wc it is of course possible to set the channel groove width Wc lower than 0.2 mm if a cooling pump of higher power can be used.
  • the minimum width of the channel groove should be set to 0.05 mm or more.
  • the maximum width of the channel groove should be set to 0.4 mm or less taking cooling capacity into consideration.
  • the result means that contact area between the coolant 30 and the channel grooves 7 (microfins 8 ) increased and effective thermal resistivity (when the flow of the coolant 30 is fixed between the two cases) decreased due to the decrease of the channel groove width Wc from 0.24 mm to 0.2 mm.
  • microminiature heat sinks 6 having channel groove widths We of 0.2 mm were used for the two IC chips 4 .
  • the total flow of the coolant 30 in the two microminiature heat sinks 6 was 120 cc/min, and the thermal resistivity of each IC chip 4 (upper, lower) was within 0.48 ⁇ 0.52° C./W.
  • the variation of thermal resistivity is caused by nonuniform inflow of the coolant 30 . In other words, the thermal resistivity is determined by the flow of the coolant 30 in the channel grooves 7 .
  • the thermal resistivity does not differ between the single IC chip 4 and the double-stack semiconductor module when the same cooling pump is used.
  • the result means that thermal interference between IC chips 4 could be eliminated in the three-dimensional (double-stack) semiconductor module of this embodiment.
  • FIG. 6 is a graph showing cooling capacities of semiconductor devices in accordance with the present invention which are obtained based on the theoretical calculations and the experimental results.
  • cooling capacities are shown with regard to a single IC (CPU) chip 4 (CPU SINGLE), a double-stack semiconductor module using two IC chips 4 (CPU DOUBLE STACK), and a quadruple-stack semiconductor module using four IC chips 4 (CPU QUADRUPLE STACK).
  • CPU SINGLE single IC
  • CPU DOUBLE STACK double-stack semiconductor module using two IC chips 4
  • CPU QUADRUPLE STACK quadruple-stack semiconductor module using four IC chips 4
  • cooling of the IC chips 4 were carried out by use of parallel channels which are realized by channel transformation blocks 41 and 42 , as shown in FIG. 5.
  • Each curve of FIG. 6 shows the relationship between the channel groove width We and the thermal resistivity on the assumption that the same cooling pump is used for the three cases.
  • each microfin 8 in the microminiature heat sink 6 is provided with slopes 43 at its both ends (inflow section and outflow section) as shown in FIG. 5, thereby a remarkable effect is obtained.
  • the slopes 43 at the inflow section and the outflow section of the microfin 8 pressure loss occurring at the microminiature heat sink 6 is reduced much, the flow of the coolant 30 supplied to the channel grooves 7 is increased much, and thereby cooling efficiency is improved much.
  • the pressure loss of the coolant 30 flowing along the channel groove 7 (microfins 8 ) was comparatively small (10 ⁇ 20% of the total pressure loss of the cooling system).
  • Pressure loss in between the cooling pump and the microminiature heat sink 6 through the channel transformation block 41 was approximately 30%. Remaining 50% (assuming that the pressure loss along the channel grooves 7 is 20%) of the total loss occurs at the inflow sections and outflow sections (mainly at the inflow sections) of the channel grooves 7 (microfins 8 ). Therefore, the effect of the decrease/increase of the channel cross section at the inflow sections and outflow sections on the pressure loss is large.
  • FIG. 7A and FIG. 7B are enlarged cross sectional views showing an example of the composition of the socket 9 and the I/O pins 10 .
  • the low-profile socket 9 (thickness: 1 mm or less) which is attached to the wiring board 2 is provided with through holes at predetermined intervals.
  • I/O pins 10 are formed at the through holes of the socket 9 so as to protrude from the socket 9 .
  • An I/O jack 62 (concavity) is formed at the top of each I/O pin 10 .
  • the I/O pins protruding from the socket 9 are inserted into through holes 61 of the wiring board 2 so as to penetrate and protrude from the wiring board 2 as shown in FIG. 7A, thereby the attachment of the socket 9 to the wiring board 2 is completed.
  • I/O pins 10 or I/O jacks 62 that become deformed due to the insertion of the I/O pins 10 into the I/O jacks 62 so as to ensure the fixation and connection between the wiring boards 2 . While stacking and connection of two semiconductor modules (two wiring boards 2 ) are shown in FIG. 7B, stacking and connection of three or more wiring boards 2 can be carried out in the same way.
  • each wiring board 2 On each wiring board 2 , an IC chip 4 and a plurality of memory chips 5 are mounted so as to form a multi-tip module.
  • a multi-tip arrangement on a wiring board 2 sharing of bus systems and power supply terminals can be attained and thereby the number of necessary I/O terminals can be reduced.
  • the sockets 9 and the I/O pins 10 can be implemented by use of general purpose parts, therefore, the three-dimensional semiconductor module can be constructed at a low cost. Detachment/attachment between the semiconductor modules (wiring boards) can be done easily differently from the connection by use of solder bumps, therefore, the replacement of defective IC chips etc. can be done with ease.
  • FIG. 8 is a schematic diagram showing an example of a process for manufacturing the microminiature heat sink 6 .
  • the microminiature heat sink 6 is manufactured by use of two metal blocks 71 and 72 .
  • the metal blocks 71 and 72 are formed of metallic material having high thermal conductivity such as copper, aluminum, etc.
  • the channel grooves 7 , the microfins 8 (whose thickness is set to a predetermined permissible thickness (design value) or more), and the slopes 43 at both ends of the microfins 8 are formed.
  • the metal block 72 functions as a lid for covering the microfins 8 of the metal block 71 .
  • Grooves of a width of 0.2 ⁇ 0.3 mm are formed on the metal block 71 by means of machining using a cutter (width ⁇ 0.2 mm) or by means of electrical discharge machining using a wire (diameter ⁇ 0.1 mm), thereby the channel grooves 7 and the microfins 8 are formed as shown in (A) of FIG. 8.
  • Convex part 73 at both ends of the metal block 71 are formed (cut off) so as to be lower than the height of the microfins 8 .
  • the metal block 72 is machined so as to have convex parts 74 at its both ends as shown in (B) of FIG. 8.
  • the height and shape of the convex parts 74 are set so that no gap occurs when the convex parts 74 are butt-joined to the convex parts 73 of the metal block 71 .
  • the metal blocks 71 and 72 are butt-joined by means of diffusion bonding etc. as shown in (C) of FIG. 8.
  • the metal block 72 is paired with the metal block 71 so that the convex parts 74 will be aligned with the convex parts 73 , and pressure and heat are applied to the paired metal blocks so that the metal blocks 71 and 72 will be joined together.
  • machining is conducted to the joined metal block so that the metal block will have a predetermined thickness (1 mm or less, for example) and shape (suitable for being attached to the IC chip 4 and for the inflow of the coolant 30 ), thereby the microminiature heat sink 6 is completed as shown in (D) of FIG. 8.
  • the semiconductor device in accordance with the present invention is not limited to such three-dimensional semiconductor modules.
  • semiconductor modules 1 wiring boards 2
  • IC chips 4 or chips exhibiting high local heat emission
  • the sizes or areas of the semiconductor modules 1 (wiring boards 2 ) to be stacked up can be varied (chip size ⁇ board size) depending on design requirements.
  • the sectional form of the channel groove 7 is not necessarily required to be rectangular, but can also be triangular, circular, polygonal, etc.
  • the coolant 30 is not limited to cooling water, but other heat-absorbing liquids (such as alcohol) can also be used.
  • Materials (metal, plastic, vinyl, etc.) to be used for the channel transformation blocks 41 and 42 and the piping tubes 31 are not particularly limited.
  • the shapes, numbers, arrangements, etc. of the channel transformation blocks 41 and 42 and the piping tubes 31 for supplying the coolant 30 to the microminiature heat sinks 6 of the IC chips 4 of the semiconductor modules 1 is not limited to the example of FIG. 5 but can be varied in various ways.
  • a forcedly air-cooled radiator is preferably provided to the path of the coolant 30 between the cooling pump and the channel transformation block 41 / 42 . While all the IC chips 4 were provided with the heat sinks 6 in the above embodiments, it is also possible to omit some of the heat sinks 6 .
  • a semiconductor module is constructed by use of a wiring board, one or more IC chips which are mounted on the wiring board and which emit heat during their operation, and one or more heat sinks which are attached to the IC chips via a thermal-conductive adhesive and are forcedly cooled by a coolant flowing through channels which are formed therein, and two or more of such semiconductor modules are stacked up into three-dimensional structure.
  • the semiconductor device of the present invention comprises two or more semiconductor modules Which are stacked up into three-dimensional structure, in which the semiconductor module includes a wiring board, one or more IC chips which are mounted on the wiring board and which emit heat during their operation, and one or more heat sinks which are attached to some of the IC chips via a thermal-conductive adhesive and are forcedly cooled by a coolant flowing through channels which are formed therein.
  • signal lines between the IC chips stacked into three-dimensional structure can be shortened in comparison with the conventional semiconductor device of FIG. 1 and the conventional water cooling system of NEC technical report Vol. 39 thanks to the low-profile microminiature heat sinks (thickness: 1 mm or less, for example), thereby attenuation and delay of signals can be reduced and thereby speeding up of electronic equipment can be attained.
  • the coolant is supplied to the channel grooves of the heat sinks from outside and the IC chips are forcedly cooled by the coolant, therefore, heat emitted by IC chips can be transferred and released to the coolant in the heat sink almost perfectly. Therefore, cooling capacity can be improved and thermal interference can be avoided more efficiently in comparison with the conventional air cooling systems and the heat pipe cooling system of Japanese Patent Application Laid-Open No. HEI5-275584, even if low-profile heat sinks are employed. Concretely, cooling capacity of 100 W per chip or more (thermal resistivity: 0.55° C./W) could be attained by the semiconductor device of the present invention, and thermal resistivity per unit volume can be reduced in comparison with conventional air cooling systems.
  • the semiconductor devices of the present invention are suitable and advantageous to application to computers having a plurality of high-power IC chips for distributed/parallel processing.

Abstract

A semiconductor device includes two or more semiconductor modules which are stacked up into three-dimensional structure. Each semiconductor module includes a wiring board, one or more IC chips which are mounted on the wiring board, and one or more heat sinks which are attached to the IC chips via a thermal-conductive adhesive and are forcedly cooled by a coolant flowing through channels which are formed therein. The wiring board of each semiconductor module is provided with sockets having I/O pins and concavities. Electrical connection between adjacent semiconductor modules of the semiconductor device is established by inserting the I/O pins of the sockets of one semiconductor module into the concavities of the sockets of the other semiconductor module. The channels in the heat sink are implemented by a plurality of channel grooves which are generated between a plurality of fins which are formed in a cavity inside the heat sink at predetermined intervals. The coolant is supplied to the channel grooves from outside and the IC chips are forcedly cooled by the coolant. Therefore, enough cooling capacity is ensured by use of low-profile heat sinks, thereby both high processing speed (due to high packing density and short signal lines between IC chips) and sufficient cooling capacity are attained.

Description

    BACKGROUND OF THE INVENTION
  • The present invention relates to a semiconductor device, and in particular, to a semiconductor device having two or more IC modules which are stacked up into three-dimensional structure, in which both high speed operation and enough cooling capacity are realized. [0001]
    • DESCRIPTION OF THE RELATED ART
  • Computers that are used in the field of scientific and technological calculations are being required to perform vast amounts of calculations with high accuracy and with high processing speed. Especially, requirements for speeding up of the processing speed are increasing every year. One known method for meeting the requirement is to shorten the lengths of signal lines which are connecting IC chips on a board. By shortening the signal lines, high packaging density is attained and thereby signal transfer speed between the IC chips is increased. However, such high-density packaging (in which the IC chips are packed closely) causes rapid increase of heat emission density from each IC chip, thereby the speeding up of processing speed becomes difficult. A semiconductor device which will be described below has been proposed in order to resolve the heat emission problem. [0002]
  • FIG. 1 is a schematic diagram showing an example of the composition of a conventional semiconductor device which is employed in supercomputers, parallel computers, etc. The conventional semiconductor device of FIG. 1 includes four [0003] semiconductor modules 80. Each semiconductor module 80 includes a motherboard 81 and a plurality of packages (one or two high-speed high-power CPU packages 82, memory (DIMM: Dual In-line Memory Module) packages 83, etc.) which are closely mounted on the motherboard 81. When the CPU package 82 is energized, large amounts of heat emission occurs and the speed and reliability of the CPU package 82 is affected by the heat. Therefore, an air-cooled metal heat sink 84 is attached to the top surface of each CPU package 82 in order to maintain the temperature of the CPU package 82 below an allowable temperature. The heat sink 84 has a plurality of radiating fins which are arranged at predetermined intervals. Forced-air cooling of the CPU packages 82 is carried out by use of an unshown cooling fan which blows air on the radiating fins of the heat sinks 84. The semiconductor modules 80 having such composition are mounted on a rack 85 in parallel and at even intervals.
  • Meanwhile, a water cooling system for a supercomputer has been proposed and disclosed in NEC technical report Vol. 39, page 36 (1986). In the technique of the document, a plurality of high-heat-emission LSIs are arranged in a two dimensional array on a ceramic base, and each LSI is provided with a water channel for cooling the LSI. The water cooling system could achieve some effect of permitting total heat emission of 3.3 kW (approximately 40 W per LSI). [0004]
  • In Japanese Patent Application Laid-Open No. HEI5-275584, a cooling device has been proposed in order to cope with the increase of heat emission density when CPUs (for portable devices) of low power consumption are mounted closely. In the cooling device which is designed to be applied to small-sized electronic equipment such as notebook computers, a plurality of IC chips are mounted on a motherboard and such motherboards are stacked so as to have three-dimensional structure. The key feature of the cooling device is its specific three-dimensional structure, in which the motherboards on which the IC chips are mounted are stood upright and plate-like heat pipes (whose inner walls are formed to have capillary structure) are placed between the motherboards so as to make thermal contact with the IC chips (or the motherboards). [0005]
  • The operation of the cooling device is as follows. When heat emitted by the IC chips is conducted to the plate-like heat pipe, coolant in the plate-like heat pipe evaporates and the evaporated coolant moves to a low-temperature part of the plate-like heat pipe as bubble current. The evaporated coolant (bubble current) reaches a heat sink which is provided to the upper end of the plate-like heat pipe, and the evaporated coolant which is cooled by the heat sink is condensed into liquid. The coolant condensed into liquid returns to heated part of the plate-like heat pipe (near the IC chips) by capillarity or gravity. The cycle (evaporation →movement→condensation→movement→evaporation) is repeated by the coolant and thereby heat transport and cooling is carried out continuously. By the employment of the thin plate-like heat pipes, packing volume of the semiconductor device is reduced and signal lines between the IC chips are shortened in comparison with the conventional air cooling system using air-cooled heat sinks. [0006]
  • However, the conventional techniques which has been explained above involve the following problems or drawbacks. [0007]
  • In the conventional semiconductor device of FIG. 1, the volume ratio of the air-cooled heat sinks in the semiconductor device is necessitated to be large, thereby signal lines for providing connection between IC chips are necessitated to be long. The long signal lines cause delay and attenuation of signals, thereby speeding up of the processing speed becomes impossible. [0008]
  • In the technique of NEC technical report Vol. 39, the water cooling mechanism is necessitated to be large-sized when three-dimensional packing structure is constructed. Therefore, packing volume of the three-dimensional structure can not be made compact similarly to the case of the conventional semiconductor device of FIG. 1. [0009]
  • In the case of the technique of Japanese Patent Application Laid-Open No. HEI5-275584, cooling capacity can not be increased more than over 10 watts per chip if three-dimensional packing structure is constructed by use of high-speed high-power chips (100W class power consumption) which are employed for high-performance computers. Therefore, the technique of the document can not be employed for the cooling of high-power chips in three-dimensional packing structure. [0010]
    • SUMMARY OF THE INVENTION
  • It is therefore the primary object of the present invention to provide a semiconductor device in which both high packing density (short signal lines between IC chips) and sufficient cooling capacity can be attained. [0011]
  • In accordance with a first aspect of the present invention, there is provided a semiconductor device, in which a semiconductor module is constructed by use of a wiring board, one or more IC chips which are mounted on the wiring board and which emit heat during their operation, and one or more heat sinks which are attached to the IC chips via a thermal-conductive adhesive and are forcedly cooled by a coolant flowing through channels which are formed therein, and two or more of such semiconductor modules are stacked up into three-dimensional structure. [0012]
  • In accordance with a second aspect of the present invention, in the first aspect, the wiring board of each semiconductor module is provided with sockets having I/O pins and concavities. Electrical connection between adjacent semiconductor modules of the semiconductor device is established by inserting the I/O pins of the sockets of one semiconductor module into the concavities of the sockets of the other semiconductor module. [0013]
  • In accordance with a third aspect of the present invention, in the first aspect, the channels in the heat sink are implemented by a plurality of channel grooves which are generated between a plurality of fins which are formed in a cavity inside the heat sink at predetermined intervals. [0014]
  • In accordance with a fourth aspect of the present invention, in the third aspect, the heat sink includes: a first metal block having the channel grooves and the fins; and a second metal block which is joined to the first metal block so as to cover the fins of the first metal block. [0015]
  • In accordance with a fifth aspect of the present invention, in the third aspect, each of the fins of the heat sink is provided with slopes at its both ends. [0016]
  • In accordance with a sixth aspect of the present invention, in the third aspect, the width of the channel groove in the heat sink is set to 0.05 mm˜0.4 mm. [0017]
  • In accordance with a seventh aspect of the present invention, in the sixth aspect, the width of the channel groove in the heat sink is set to 0.2 mm˜0.25 mm. [0018]
  • In accordance with an eighth aspect of the present invention, in the third aspect, the length of the channel groove in the heat sink is set to the length of the IC chip or more. [0019]
  • In accordance with a ninth aspect of the present invention, in the first aspect, the thickness of the heat sink is set to 1 mm or less. [0020]
  • In accordance with a tenth aspect of the present invention, in the first aspect, the semiconductor device further comprises a forcedly air-cooled radiator for cooling the coolant. [0021]
  • In accordance with an eleventh aspect of the present invention, there is provided a semiconductor device comprising two or more semiconductor modules which are stacked up into three-dimensional structure. The semiconductor module includes a wiring board, one or more IC chips which are mounted on the wiring board and which emit heat during their operation, and one or more heat sinks which are attached to some of the IC chips via a thermal-conductive adhesive and are forcedly cooled by a coolant flowing through channels which are formed therein. [0022]
  • In accordance with a twelfth aspect of the present invention, in the eleventh aspect, the wiring board of each semiconductor module is provided with sockets having I/O pins and concavities. Electrical connection between adjacent semiconductor modules of the semiconductor device is established by inserting the I/O pins of the sockets of one semiconductor module into the concavities of the sockets of the other semiconductor module. [0023]
  • In accordance with a thirteenth aspect of the present invention, in the eleventh aspect, the channels in the heat sink are implemented by a plurality of channel grooves which are generated between a plurality of fins which are formed in a cavity inside the heat sink at predetermined intervals. [0024]
  • In accordance with a fourteenth aspect of the present invention, in the thirteenth aspect, the heat sink includes: a first metal block having the channel grooves and the fins; and a second metal block which is joined to the first metal block so as to cover the fins of the first metal block. [0025]
  • In accordance with a fifteenth aspect of the present invention, in the thirteenth aspect, each of the fins of the heat sink is provided with slopes at its both ends. [0026]
  • In accordance with a sixteenth aspect of the present invention, in the thirteenth aspect, the width of the channel groove in the heat sink is set to 0.05 mm˜0.4 mm. [0027]
  • In accordance with a seventeenth aspect of the present invention, in the sixteenth aspect, the width of the channel groove in the heat sink is set to 0.2 mm˜0.25 mm. [0028]
  • In accordance with an eighteenth aspect of the present invention, in the thirteenth aspect, the length of the channel groove in the heat sink is set to the length of the IC chip or more. [0029]
  • In accordance with a nineteenth aspect of the present invention, in the eleventh aspect, the thickness of the heat sink is set to 1 mm or less. [0030]
  • In accordance with a twentieth aspect of the present invention, in the eleventh aspect, the semiconductor device further comprises a forcedly air-cooled radiator for cooling the coolant.[0031]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The objects and features of the present invention will become more apparent from the consideration of the following detailed description taken in conjunction with the accompanying drawings, in which: [0032]
  • FIG. 1 is a schematic diagram showing an example of the composition of a conventional semiconductor device which is employed in supercomputers, parallel computers, etc.; [0033]
  • FIG. 2 is a cross sectional view showing a semiconductor device in accordance with a first embodiment of the present invention; [0034]
  • FIGS. 3A and 3B are an enlarged plan view and an enlarged cross sectional view showing an IC chip and a microminiature heat sink which are mounted on a wiring board of the semiconductor device of FIG. 2; [0035]
  • FIG. 4 is an enlarged plan view showing part of a wiring board of the semiconductor device of FIG. 2 including an IC chip and a microminiature heat sink; [0036]
  • FIG. 5 is a cross sectional view of the part of FIG. 4 taken along the line A-A′ shown in FIG. 4; [0037]
  • FIG. 6 is a graph showing cooling capacities of semiconductor devices in accordance with the present invention which are obtained based on theoretical calculations and experimental results; [0038]
  • FIG. 7A and FIG. 7B are enlarged cross sectional views showing an example of the composition of a socket and I/O pins of the semiconductor device in accordance with the present invention; and [0039]
  • FIG. 8 is a schematic diagram showing an example of a process for manufacturing the microminiature heat sink.[0040]
    • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Referring now to the drawings, a description will be given in detail of preferred embodiments in accordance with the present invention. [0041]
  • [Embodiment 1][0042]
  • FIG. 2 is a cross sectional view showing a semiconductor device in accordance with a first embodiment of the present invention. FIGS. 3A and 3B are an enlarged plan view and an enlarged cross sectional view showing an [0043] IC chip 4 and a microminiature heat sink 6 which are mounted on a wiring board 2 of the semiconductor device of FIG. 2. As shown in FIG. 2, the semiconductor device of the first embodiment is implemented as a three-dimensional semiconductor module which is composed of a plurality of (four in the example of FIG. 2) semiconductor modules 1A˜1D. In the example of FIG. 2, the semiconductor modules 1A˜1D have the same composition, and thus an explanation will hereafter be given on the semiconductor module 1A only.
  • The [0044] semiconductor module 1A includes a wiring board 2, an interposer 3 which is mounted on the wiring board 2, an IC chip 4 which is connected to the interposer 3 via solder bumps 3A in the flip-chip connection, and a plurality of memory chips 5 which are also mounted on the wiring board 2.
  • Each [0045] IC chip 4 is provided with a microminiature heat sink 6. The microminiature heat sink 6 is attached to the IC chip 4 by use of a thermal-conductive adhesive 22. The thickness of the microminiature heat sink 6 is set to 1 mm or less, for example.
  • The connection between the [0046] interposer 3 and the IC chip 4 is provided by chip bumps 21. The connection between the interposer 3 and the wiring board 2 is provided by BGA bumps 20. A plurality of channel grooves 7 are formed inside the microminiature heat sink 6. Walls between the channel grooves 7 function as microfins 8. To each channel groove 7 of the microminiature heat sink 6, coolant 30 which will be explained referring to FIG. 4 is supplied by an unshown cooling pump.
  • In order to realize three-dimensional connection of the [0047] semiconductor modules 1A˜1D, low-profile sockets 9 having I/O pins 10 are attached to a wiring pattern on the surface of the wiring board 2 of each semiconductor module ( 1 A˜ 1D) as shown in FIG. 2. The socket 9 is provided with concavities so that I/O pins 10 of another semiconductor module 1 can be inserted thereto. Each wiring board 2 is connected to another wiring board 2 below itself by use of the I/O pins 10. The I/O pins 10 of the lowermost wiring board 2 are electrically connected to an unshown wiring pattern of a motherboard 11.
  • Referring to FIG. 3B, the [0048] IC chip 4 consuming high power emits large amounts of heat, and the heat emitted by the IC chip 4 is conducted through a path: IC chip 4→thermal-conductive adhesive 22→microminiature heat sink 6. The heat conducted to the microminiature heat sink 6 is transferred to the coolant 30 inside the channel grooves 7 of the microminiature heat sink 6, thereby heat conduction and cooling are carried out efficiently. By setting the length of the channel groove 7 longer than that of the IC chip 4 as shown in FIG. 3A, effective contact area between the coolant 30 of the microminiature heat sink 6 and the IC chip 4 can be made large and thereby efficient heat conduction and cooling can be attained. The cooling capacity of the microminiature heat sink 6 can be set and controlled arbitrarily by appropriately setting the number of the channel grooves 7. Therefore, almost all the heat emitted by the IC chip 4 is absorbed into the microminiature heat sink 6, thereby thermal interference between adjacent semiconductor modules 1A˜1D is avoided.
  • An explanation will be given here on the cooling capacity of the [0049] microminiature heat sink 6. The thermal resistivity of the microminiature heat sink 6 can be reduced by increasing the number of the channel grooves 7 since contact area between the coolant 30 and the microfins 8 increases. However, pressure loss in the channel increases as the number of the channel grooves 7 is increased. Therefore, the number of the channel grooves 7 should be determined properly depending on the performance of the cooling pump. Therefore, the present inventors studied the relationship between the thermal resistivity of the IC chip 4 and the pressure loss in the channel grooves 7 by use of the following theoretical equations, taking the performance (power) of the cooling pump into consideration.
  • The thermal resistivity (Rtot) of the [0050] IC chip 4 can be expressed as the sum of thermal resistivity (Rfin) of the microminiature heat sink 6 and thermal resistivity (Rgrease) of the thermal-conductive adhesive 22 connecting the IC chip 4 and the microminiature heat sink 6.
  • Rtot=Rfin+Rgrease
  • The thermal resistivity (Rfin) of the [0051] microminiature heat sink 6 can be expressed by the following equation (1):
  • Rfin=(2/λNuLW)×(Wc/αη)+(1/ρCpf)  (1)
  • where the first term and the second term on the right side denote thermal resistivity of the [0052] microminiature heat sink 6 itself and thermal resistivity due to a temperature rise of the coolant 30, respectively. On the right side of the equation (1), “λ” denotes thermal conductivity of coolant, “Nu” denotes the Nusselt number, “L” denotes heat sink length, “W” denotes heat sink width, “Wc” denotes channel groove width, “α” denotes an area ratio: (effective coolant contact area)/(heat emission area), “η” denotes microfin efficiency, “ρ” denotes coolant density, “Cp” denotes coolant specific heat, and “f” denotes coolant flow.
  • The thermal resistivity (Rgrease) of the thermal-conductive adhesive [0053] 22 connecting the IC chip 4 and the microminiature heat sink 6 can be expressed by the following equation (2):
  • Rgrease=t/χA  (2)
  • where “t” denotes the thickness of the thermal-conductive adhesive [0054] 22, “χ” denotes thermal conductivity of the thermal-conductive adhesive 22, and “A” denotes the area of heat source.
  • FIG. 4 is an enlarged plan view showing part of a [0055] wiring board 2 of the semiconductor device of FIG. 2 including an IC chip 4 and a microminiature heat sink 6. FIG. 5 is a cross sectional view of the part of FIG. 4 taken along the line A-A′ shown in FIG. 4. When the coolant 30 flows through the channel grooves 7, nonnegligible pressure loss occurs. In the case of FIG. 5 where the coolant 30 flows through a channel transformation block 41, piping tubes 31 (corresponding to the semiconductor modules 1A˜1D of the three-dimensional semiconductor module), channel grooves 7 of the microminiature heat sinks 6 of the semiconductor modules 1A˜1D, piping tubes 31, and another channel transformation block 42, the pressure loss can be divided into two parts: a “friction pressure loss PL1” which is caused by friction between the coolant 30 and walls of the channel grooves 7 and a “local pressure loss PL2” which is caused by changes of cross sections of channels. The total pressure loss can be obtained by adding the pressure losses PL1 and PL2 together.
  • The friction pressure loss PL[0056] 1 (caused by friction between the coolant 30 and walls of the microfins 8) can be expressed as follows:
  • PL1=F(L/de)×(γ/2 g)v2  (3)
  • where “F” denotes a friction coefficient, “de” denotes an equivalent waterpower diameter, “γ” denotes specific weight of air, “g” denotes gravitational acceleration, and “v” denotes flow velocity of coolant. [0057]
  • The local pressure loss PL[0058] 2 can be expressed as follows:
  • PL2=ζ(γ/2 g)v2  (4)
  • where “ζ” denotes a local loss coefficient due to the changes of cross sections of channels. [0059]
  • For example, in order to realize the cooling of the [0060] IC chip 4 of 100W class power consumption, if we limit temperature rise ΔT (ΔT=maximum CPU chip temperature T1−coolant temperature T2) to 60° C., the thermal resistivity has to be set 0.55° C./W or less. In this embodiment, an optimum value for the channel groove width Wc was calculated taking the performance of the cooling pump (pressure: 105 Pa, flow: 1 liter/min) in consideration.
  • The calculation of the channel groove width Wc was conducted by use of the above equations assuming that the flow of the [0061] coolant 30 in the channel grooves 7 is 200 cc/min, the temperature of the coolant 30 is 30° C., and the height of the channel groove 7 is 0.3 mm. According to the calculation, the thermal resistivity gets lower as the channel groove width Wc is made narrower. However, if the channel groove width Wc is decreased below 0.2 mm, the pressure loss increases rapidly, and taking other pressure loss into account, shortage of the cooling pump power (105 Pa) is expected. Therefore, in the case where a cooling pump of such limited power is used, the width Wc of the channel groove 7 should be set to 0.2 mm or more.
  • As explained above, according to the calculation result of the thermal resistivity (Rtot) of the [0062] IC chip 4 obtained by use of the theoretical equations concerning thermal resistivity and pressure loss, the cooling of the IC chips 4 of the 100W class power consumption can be attained in the semiconductor module of this embodiment by setting the channel groove width Wc at 0.2 mm˜0.25 mm.
  • Incidentally, it is of course possible to set the channel groove width Wc lower than 0.2 mm if a cooling pump of higher power can be used. However, considering processing accuracy of the [0063] channel grooves 7 of the microminiature heat sink 6, the minimum width of the channel groove should be set to 0.05 mm or more. On the other hand, the maximum width of the channel groove should be set to 0.4 mm or less taking cooling capacity into consideration.
  • In the following, an explanation will be given on an experiment concerning cooling capacity of the semiconductor device which has been conducted by the present inventors by stacking up [0064] IC chips 4 and constructing a three-dimensional semiconductor module.
  • First, a heat radiation experiment with regard to a [0065] single IC chip 4 was conducted by setting the width Wc of the channel groove 7 of the microminiature heat sink 6 at 0.2 mm and 0.24 mm. Heat radiation property was compared between the two cases (Wc: 0.2 mm, 0.24 mm). Thereafter, another heat radiation experiment with regard to a double-stack semiconductor module (in which two IC chips 4 are stacked up) was conducted in order to evaluate thermal interference.
  • In the first experiment concerning a [0066] single IC chip 4, in the case where the channel groove width Wc was 0.24 mm, the flow of the coolant 30 in the channel grooves 7 was 190 cc/min and the thermal resistivity was 0.42° C./W. In the case where the channel groove width Wc was 0.2 mm, the maximum flow of the coolant 30 decreased to 160 cc/min, however the thermal resistivity did not deteriorate much (0.43° C./W) in comparison with the above case where the channel groove width Wc was 0.24 mm. The result means that contact area between the coolant 30 and the channel grooves 7 (microfins 8) increased and effective thermal resistivity (when the flow of the coolant 30 is fixed between the two cases) decreased due to the decrease of the channel groove width Wc from 0.24 mm to 0.2 mm.
  • In the second experiment concerning a double-stack semiconductor module, [0067] microminiature heat sinks 6 having channel groove widths We of 0.2 mm were used for the two IC chips 4. The total flow of the coolant 30 in the two microminiature heat sinks 6 was 120 cc/min, and the thermal resistivity of each IC chip 4 (upper, lower) was within 0.48˜0.52° C./W. The variation of thermal resistivity is caused by nonuniform inflow of the coolant 30. In other words, the thermal resistivity is determined by the flow of the coolant 30 in the channel grooves 7.
  • As is clear from the above cases, the thermal resistivity does not differ between the [0068] single IC chip 4 and the double-stack semiconductor module when the same cooling pump is used. The result means that thermal interference between IC chips 4 could be eliminated in the three-dimensional (double-stack) semiconductor module of this embodiment.
  • FIG. 6 is a graph showing cooling capacities of semiconductor devices in accordance with the present invention which are obtained based on the theoretical calculations and the experimental results. In FIG. 6, cooling capacities are shown with regard to a single IC (CPU) chip [0069] 4 (CPU SINGLE), a double-stack semiconductor module using two IC chips 4 (CPU DOUBLE STACK), and a quadruple-stack semiconductor module using four IC chips 4 (CPU QUADRUPLE STACK). In the cases of three-dimensional (double-stack, quadruple-stack) semiconductor modules, cooling of the IC chips 4 (CPU chips) were carried out by use of parallel channels which are realized by channel transformation blocks 41 and 42, as shown in FIG. 5. Each curve of FIG. 6 shows the relationship between the channel groove width We and the thermal resistivity on the assumption that the same cooling pump is used for the three cases.
  • Internal pressure inside the [0070] channel groove 7 changes depending on the channel groove width Wc, therefore, there exists an optimum channel groove width Wc for each semiconductor module (single, double-stack, quadruple-stack). As the number of the stacked IC chips 4 increases, the thermal resistivity increases since the flow of the coolant 30 in each microminiature heat sink 6 decreases. Therefore, in the case of the single IC chip 4, power consumption of 150W per CPU is allowable as shown in FIG. 6. In the case of the quadruple-stack semiconductor module, power consumption of 100W per CPU is allowable.
  • [Embodiment 2][0071]
  • In the following, a semiconductor device in accordance with a second embodiment of the present invention will be explained referring to FIGS. 4 and 5. In the second embodiment, each [0072] microfin 8 in the microminiature heat sink 6 is provided with slopes 43 at its both ends (inflow section and outflow section) as shown in FIG. 5, thereby a remarkable effect is obtained. By the slopes 43 at the inflow section and the outflow section of the microfin 8, pressure loss occurring at the microminiature heat sink 6 is reduced much, the flow of the coolant 30 supplied to the channel grooves 7 is increased much, and thereby cooling efficiency is improved much.
  • According to an experiment conducted by the present inventors, the pressure loss of the [0073] coolant 30 flowing along the channel groove 7 (microfins 8) was comparatively small (10˜20% of the total pressure loss of the cooling system). Pressure loss in between the cooling pump and the microminiature heat sink 6 through the channel transformation block 41 was approximately 30%. Remaining 50% (assuming that the pressure loss along the channel grooves 7 is 20%) of the total loss occurs at the inflow sections and outflow sections (mainly at the inflow sections) of the channel grooves 7 (microfins 8). Therefore, the effect of the decrease/increase of the channel cross section at the inflow sections and outflow sections on the pressure loss is large.
  • Therefore, by the provision of the [0074] slopes 43 at the inflow sections (where channel cross section rapidly decreases) and outflow sections (where channel cross section rapidly increases) of the microfins 8, pressure loss caused by colliding currents etc. (which occur when the edges of the microfin 8 are right-angled) can be reduced and thereby the total pressure loss can be reduced much. By the reduction of the pressure loss, coolant flow through the channel grooves 7 of the microminiature heat sink 6 is increased much and thereby cooling efficiency of the microminiature heat sink 6 is improved remarkably. The slopes 43 also contribute to the prevention of fluid leaks etc., thereby reliability of the cooling system and the semiconductor device is improved.
  • FIG. 7A and FIG. 7B are enlarged cross sectional views showing an example of the composition of the [0075] socket 9 and the I/O pins 10.
  • As shown in FIG. 7A, the low-profile socket [0076] 9 (thickness: 1 mm or less) which is attached to the wiring board 2 is provided with through holes at predetermined intervals. I/O pins 10 are formed at the through holes of the socket 9 so as to protrude from the socket 9. An I/O jack 62 (concavity) is formed at the top of each I/O pin 10. The I/O pins protruding from the socket 9 are inserted into through holes 61 of the wiring board 2 so as to penetrate and protrude from the wiring board 2 as shown in FIG. 7A, thereby the attachment of the socket 9 to the wiring board 2 is completed.
  • When two wiring boards [0077] 2 (2A, 2B) of two semiconductor modules (1A, 1B) are connected together, the I/O pins 10 protruding from a wiring board 2 (2A) are inserted into I/O jacks of another wiring board 2 (2B) as shown in FIG. 7B, thereby electrical connection between the two semiconductor modules is established. Means to be used for adhesion or connection between the I/O pins 10 and the into I/O jacks are not particularly limited. For example, either fixation by means of contact friction or adhesion by means of solder can be employed. It is also possible to employ I/O pins 10 or I/O jacks 62 that become deformed due to the insertion of the I/O pins 10 into the I/O jacks 62 so as to ensure the fixation and connection between the wiring boards 2. While stacking and connection of two semiconductor modules (two wiring boards 2) are shown in FIG. 7B, stacking and connection of three or more wiring boards 2 can be carried out in the same way.
  • On each [0078] wiring board 2, an IC chip 4 and a plurality of memory chips 5 are mounted so as to form a multi-tip module. By such multi-tip arrangement on a wiring board 2, sharing of bus systems and power supply terminals can be attained and thereby the number of necessary I/O terminals can be reduced. The sockets 9 and the I/O pins 10 can be implemented by use of general purpose parts, therefore, the three-dimensional semiconductor module can be constructed at a low cost. Detachment/attachment between the semiconductor modules (wiring boards) can be done easily differently from the connection by use of solder bumps, therefore, the replacement of defective IC chips etc. can be done with ease.
  • FIG. 8 is a schematic diagram showing an example of a process for manufacturing the [0079] microminiature heat sink 6. As shown in (A) of FIG. 8, the microminiature heat sink 6 is manufactured by use of two metal blocks 71 and 72. The metal blocks 71 and 72 are formed of metallic material having high thermal conductivity such as copper, aluminum, etc. On the metal block 71, the channel grooves 7, the microfins 8 (whose thickness is set to a predetermined permissible thickness (design value) or more), and the slopes 43 at both ends of the microfins 8 are formed. The metal block 72 functions as a lid for covering the microfins 8 of the metal block 71. Grooves of a width of 0.2˜0.3 mm are formed on the metal block 71 by means of machining using a cutter (width˜0.2 mm) or by means of electrical discharge machining using a wire (diameter˜0.1 mm), thereby the channel grooves 7 and the microfins 8 are formed as shown in (A) of FIG. 8. Convex part 73 at both ends of the metal block 71 are formed (cut off) so as to be lower than the height of the microfins 8. For mass production, it is also possible to form the above structure by means of molding and thereby reduce costs. Meanwhile, the metal block 72 is machined so as to have convex parts 74 at its both ends as shown in (B) of FIG. 8. The height and shape of the convex parts 74 are set so that no gap occurs when the convex parts 74 are butt-joined to the convex parts 73 of the metal block 71.
  • Thereafter, the metal blocks [0080] 71 and 72 are butt-joined by means of diffusion bonding etc. as shown in (C) of FIG. 8. In the diffusion bonding, the metal block 72 is paired with the metal block 71 so that the convex parts 74 will be aligned with the convex parts 73, and pressure and heat are applied to the paired metal blocks so that the metal blocks 71 and 72 will be joined together. Thereafter, machining is conducted to the joined metal block so that the metal block will have a predetermined thickness (1 mm or less, for example) and shape (suitable for being attached to the IC chip 4 and for the inflow of the coolant 30), thereby the microminiature heat sink 6 is completed as shown in (D) of FIG. 8.
  • By the employment of the wire electrical discharge machining and the diffusion bonding by means of surface activation, the metal blocks [0081] 71 and 72 are joined together firmly, thereby fluid leaks due to the inflow of the coolant 30 is prevented and high reliability is attained.
  • While the three-dimensional semiconductor modules of the above embodiments have been constructed by stacking up [0082] wiring boards 2 having the same composition (including an IC chip 4 and a plurality of memory chips 5) as shown in FIG. 2, the semiconductor device in accordance with the present invention is not limited to such three-dimensional semiconductor modules. For example, it is also possible to stack up semiconductor modules 1 (wiring boards 2) having different components and circuit composition. It is also possible to stack up IC chips 4 (or chips exhibiting high local heat emission) only, so as to have local three-dimensional packing structure. Therefore, the sizes or areas of the semiconductor modules 1 (wiring boards 2) to be stacked up can be varied (chip size˜board size) depending on design requirements. The sectional form of the channel groove 7 is not necessarily required to be rectangular, but can also be triangular, circular, polygonal, etc. The coolant 30 is not limited to cooling water, but other heat-absorbing liquids (such as alcohol) can also be used. Materials (metal, plastic, vinyl, etc.) to be used for the channel transformation blocks 41 and 42 and the piping tubes 31 are not particularly limited. The shapes, numbers, arrangements, etc. of the channel transformation blocks 41 and 42 and the piping tubes 31 for supplying the coolant 30 to the microminiature heat sinks 6 of the IC chips 4 of the semiconductor modules 1 is not limited to the example of FIG. 5 but can be varied in various ways. Although not shown in the figures, a forcedly air-cooled radiator is preferably provided to the path of the coolant 30 between the cooling pump and the channel transformation block 41/42. While all the IC chips 4 were provided with the heat sinks 6 in the above embodiments, it is also possible to omit some of the heat sinks 6.
  • As set forth hereinabove, in the semiconductor devices in accordance with the present invention, a semiconductor module is constructed by use of a wiring board, one or more IC chips which are mounted on the wiring board and which emit heat during their operation, and one or more heat sinks which are attached to the IC chips via a thermal-conductive adhesive and are forcedly cooled by a coolant flowing through channels which are formed therein, and two or more of such semiconductor modules are stacked up into three-dimensional structure. In other expression (or in a little wider meaning), the semiconductor device of the present invention comprises two or more semiconductor modules Which are stacked up into three-dimensional structure, in which the semiconductor module includes a wiring board, one or more IC chips which are mounted on the wiring board and which emit heat during their operation, and one or more heat sinks which are attached to some of the IC chips via a thermal-conductive adhesive and are forcedly cooled by a coolant flowing through channels which are formed therein. [0083]
  • By the semiconductor devices in accordance with the present invention, signal lines between the IC chips stacked into three-dimensional structure can be shortened in comparison with the conventional semiconductor device of FIG. 1 and the conventional water cooling system of NEC technical report Vol. 39 thanks to the low-profile microminiature heat sinks (thickness: 1 mm or less, for example), thereby attenuation and delay of signals can be reduced and thereby speeding up of electronic equipment can be attained. [0084]
  • The coolant is supplied to the channel grooves of the heat sinks from outside and the IC chips are forcedly cooled by the coolant, therefore, heat emitted by IC chips can be transferred and released to the coolant in the heat sink almost perfectly. Therefore, cooling capacity can be improved and thermal interference can be avoided more efficiently in comparison with the conventional air cooling systems and the heat pipe cooling system of Japanese Patent Application Laid-Open No. HEI5-275584, even if low-profile heat sinks are employed. Concretely, cooling capacity of 100 W per chip or more (thermal resistivity: 0.55° C./W) could be attained by the semiconductor device of the present invention, and thermal resistivity per unit volume can be reduced in comparison with conventional air cooling systems. [0085]
  • Therefore, both high processing speed (due to high packing density and short signal lines between IC chips) and sufficient cooling capacity can be attained by the semiconductor devices in accordance with the present invention. The semiconductor devices of the present invention are suitable and advantageous to application to computers having a plurality of high-power IC chips for distributed/parallel processing. [0086]
  • While the present invention has been described with reference to the particular illustrative embodiments, it is not to be restricted by those embodiments but only by the appended claims. It is to be appreciated that those skilled in the art can change or modify the embodiments without departing from the scope and spirit of the present invention. [0087]

Claims (20)

What is claimed is:
1. A semiconductor device wherein:
a semiconductor module is constructed by use of a wiring board, one or more IC chips which are mounted on the wiring board and which emit heat during their operation, and one or more heat sinks which are attached to the IC chips via a thermal-conductive adhesive and are forcedly cooled by a coolant flowing through channels which are formed therein, and
two or more of such semiconductor modules are stacked up into three-dimensional structure.
2. A semiconductor device as claimed in claim 1, wherein:
the wiring board of each semiconductor module is provided with sockets having I/O pins and concavities, and
electrical connection between adjacent semiconductor modules of the semiconductor device is established by inserting the I/O pins of the sockets of one semiconductor module into the concavities of the sockets of the other semiconductor module.
3. A semiconductor device as claimed in claim 1, wherein the channels in the heat sink are implemented by a plurality of channel grooves which are generated between a plurality of fins which are formed in a cavity inside the heat sink at predetermined intervals.
4. A semiconductor device as claimed in claim 3, wherein the heat sink includes:
a first metal block having the channel grooves and the fins; and
a second metal block which is joined to the first metal block so as to cover the fins of the first metal block.
5. A semiconductor device as claimed in claim 3, wherein each of the fins of the heat sink is provided with slopes at its both ends.
6. A semiconductor device as claimed in claim 3, wherein the width of the channel groove in the heat sink is set to 0.05 mm˜0.4 mm.
7. A semiconductor device as claimed in claim 6, wherein the width of the channel groove in the heat sink is set to 0.2 mm˜0.25 mm.
8. A semiconductor device as claimed in claim 3, wherein the length of the channel groove in the heat sink is set to the length of the IC chip or more.
9. A semiconductor device as claimed in claim 1, wherein the thickness of the heat sink is set to 1 mm or less.
10. A semiconductor device as claimed in claim 1, further comprising a forcedly air-cooled radiator for cooling the coolant.
11. A semiconductor device comprising two or more semiconductor modules which are stacked up into three-dimensional structure, wherein the semiconductor module includes:
a wiring board;
one or more IC chips which are mounted on the wiring board and which emit heat during their operation; and
one or more heat sinks which are attached to some of the IC chips via a thermal-conductive adhesive and are forcedly cooled by a coolant flowing through channels which are formed therein.
12. A semiconductor device as claimed in claim 11, wherein:
the wiring board of each semiconductor module is provided with sockets having I/0 pins and concavities, and
electrical connection between adjacent semiconductor modules of the semiconductor device is established by inserting the I/O pins of the sockets of one semiconductor module into the concavities of the sockets of the other semiconductor module.
13. A semiconductor device as claimed in claim 11, wherein the channels in the heat sink are implemented by a plurality of channel grooves which are generated between a plurality of fins which are formed in a cavity inside the heat sink at predetermined intervals.
14. A semiconductor device as claimed in claim 13, wherein the heat sink includes:
a first metal block having the channel grooves and the fins; and
a second metal block which is joined to the first metal block so as to cover the fins of the first metal block.
15. A semiconductor device as claimed in claim 13, wherein each of the fins of the heat sink is provided with slopes at its both ends.
16. A semiconductor device as claimed in claim 13, wherein the width of the channel groove in the heat sink is set to 0.05 mm˜0.4 mm.
17. A semiconductor device as claimed in claim 16, wherein the width of the channel groove in the heat sink is set to 0.2 mm˜0.25 mm.
18. A semiconductor device as claimed in claim 13, wherein the length of the channel groove in the heat sink is set to the length of the IC chip or more.
19. A semiconductor device as claimed in claim 11, wherein the thickness of the heat sink is set to 1 mm or less.
20. A semiconductor device as claimed in claim 11, further comprising a forcedly air-cooled radiator for cooling the coolant.
US09/986,413 2000-11-09 2001-11-08 Semiconductor device attaining both high speed processing and sufficient cooling capacity Expired - Lifetime US6611057B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2000341390A JP4608763B2 (en) 2000-11-09 2000-11-09 Semiconductor device
JP341390/2000 2000-11-09
JP2000-341390 2000-11-09

Publications (2)

Publication Number Publication Date
US20020053726A1 true US20020053726A1 (en) 2002-05-09
US6611057B2 US6611057B2 (en) 2003-08-26

Family

ID=18816138

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/986,413 Expired - Lifetime US6611057B2 (en) 2000-11-09 2001-11-08 Semiconductor device attaining both high speed processing and sufficient cooling capacity

Country Status (2)

Country Link
US (1) US6611057B2 (en)
JP (1) JP4608763B2 (en)

Cited By (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060255468A1 (en) * 2005-05-11 2006-11-16 Magnachip Semiconductor, Ltd. Semiconductor device chip and semiconductor device chip package
US20060268519A1 (en) * 2005-05-26 2006-11-30 International Business Machines Corporation Method and stacked memory structure for implementing enhanced cooling of memory devices
US20060278966A1 (en) * 2005-06-14 2006-12-14 John Trezza Contact-based encapsulation
US20060278981A1 (en) * 2005-06-14 2006-12-14 John Trezza Electronic chip contact structure
US20060278996A1 (en) * 2005-06-14 2006-12-14 John Trezza Active packaging
US20060281296A1 (en) * 2005-06-14 2006-12-14 Abhay Misra Routingless chip architecture
US20060281219A1 (en) * 2005-06-14 2006-12-14 John Trezza Chip-based thermo-stack
US20060278992A1 (en) * 2005-06-14 2006-12-14 John Trezza Post & penetration interconnection
US20060281363A1 (en) * 2005-06-14 2006-12-14 John Trezza Remote chip attachment
US20060278986A1 (en) * 2005-06-14 2006-12-14 John Trezza Chip capacitive coupling
US20060281303A1 (en) * 2005-06-14 2006-12-14 John Trezza Tack & fuse chip bonding
US20070161235A1 (en) * 2005-06-14 2007-07-12 John Trezza Back-to-front via process
US20070278641A1 (en) * 2005-06-14 2007-12-06 John Trezza Side Stacking Apparatus and Method
US20070281460A1 (en) * 2006-06-06 2007-12-06 Cubic Wafer, Inc. Front-end processed wafer having through-chip connections
US20080090413A1 (en) * 2006-10-17 2008-04-17 John Trezza Wafer via formation
US20080158818A1 (en) * 2006-12-29 2008-07-03 Google Inc. Motherboards with Integrated Cooling
US20080157787A1 (en) * 2007-01-03 2008-07-03 Cubic Wafer, Inc. Sensitivity capacitive sensor
US20080197488A1 (en) * 2007-02-15 2008-08-21 John Trezza Bowed wafer hybridization compensation
US20080200022A1 (en) * 2007-02-15 2008-08-21 John Callahan Post-seed deposition process
US20080197508A1 (en) * 2007-02-16 2008-08-21 John Trezza Plated pillar package formation
US20080197893A1 (en) * 2007-02-15 2008-08-21 Wyman Theodore J Ted Variable off-chip drive
US20080246145A1 (en) * 2007-04-05 2008-10-09 John Trezza Mobile binding in an electronic connection
US20090034327A1 (en) * 2007-07-31 2009-02-05 Samsung Electronics Co., Ltd. Thermal-emitting memory module, thermal-emitting module socket, and computer system
US7521806B2 (en) 2005-06-14 2009-04-21 John Trezza Chip spanning connection
US7553162B2 (en) 2005-05-25 2009-06-30 Panasonic Electric Works Co., Ltd. Socket for electronic component
US20090267219A1 (en) * 2007-04-23 2009-10-29 John Trezza Ultra-thin chip packaging
US20100032820A1 (en) * 2008-08-06 2010-02-11 Michael Bruennert Stacked Memory Module
US7687397B2 (en) 2006-06-06 2010-03-30 John Trezza Front-end processed wafer having through-chip connections
US20100170660A1 (en) * 2009-01-06 2010-07-08 Massachusetts Institute Of Technology Heat exchangers and related methods
US20100246144A1 (en) * 2006-01-25 2010-09-30 Nec Corporation Electronic device package, module, and electronic device
US7850060B2 (en) 2007-04-05 2010-12-14 John Trezza Heat cycle-able connection
US20110051385A1 (en) * 2009-08-31 2011-03-03 Gainteam Holdings Limited High-density memory assembly
US8077460B1 (en) 2010-07-19 2011-12-13 Toyota Motor Engineering & Manufacturing North America, Inc. Heat exchanger fluid distribution manifolds and power electronics modules incorporating the same
US20120061817A1 (en) * 2008-06-12 2012-03-15 Renesas Electronics Corporation Semiconductor device and manufacturing method of the same
US8199505B2 (en) 2010-09-13 2012-06-12 Toyota Motor Engineering & Manufacturing Norh America, Inc. Jet impingement heat exchanger apparatuses and power electronics modules
US20120300392A1 (en) * 2011-04-18 2012-11-29 Morgan Johnson Heat management in an above motherboard interposer with peripheral circuits
US8391008B2 (en) 2011-02-17 2013-03-05 Toyota Motor Engineering & Manufacturing North America, Inc. Power electronics modules and power electronics module assemblies
US8427832B2 (en) 2011-01-05 2013-04-23 Toyota Motor Engineering & Manufacturing North America, Inc. Cold plate assemblies and power electronics modules
US8482919B2 (en) 2011-04-11 2013-07-09 Toyota Motor Engineering & Manufacturing North America, Inc. Power electronics card assemblies, power electronics modules, and power electronics devices
US8659896B2 (en) 2010-09-13 2014-02-25 Toyota Motor Engineering & Manufacturing North America, Inc. Cooling apparatuses and power electronics modules
US20140070406A1 (en) * 2012-09-10 2014-03-13 Futurewei Technologies, Inc. Devices and Methods for 2.5D Interposers
US8786078B1 (en) 2013-01-04 2014-07-22 Toyota Motor Engineering & Manufacturing North America, Inc. Vehicles, power electronics modules and cooling apparatuses with single-phase and two-phase surface enhancement features
CN104302104A (en) * 2014-09-29 2015-01-21 何淑芳 Combined circuit board
US9131631B2 (en) 2013-08-08 2015-09-08 Toyota Motor Engineering & Manufacturing North America, Inc. Jet impingement cooling apparatuses having enhanced heat transfer assemblies
US9398731B1 (en) 2014-09-23 2016-07-19 Google Inc. Cooling electronic devices in a data center
US20180270992A1 (en) * 2017-03-15 2018-09-20 Nec Corporation Stacked module, stacking method, cooling/feeding mechanism, and stacked module mounting board
US10349561B2 (en) 2016-04-15 2019-07-09 Google Llc Cooling electronic devices in a data center
US10448543B2 (en) 2015-05-04 2019-10-15 Google Llc Cooling electronic devices in a data center
US10462935B2 (en) 2015-06-23 2019-10-29 Google Llc Cooling electronic devices in a data center
CN110783288A (en) * 2019-09-29 2020-02-11 华进半导体封装先导技术研发中心有限公司 Chip heat dissipation packaging structure
US20210066162A1 (en) * 2019-08-30 2021-03-04 Intel Corporation Semiconductor package with attachment and/or stop structures

Families Citing this family (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060125092A1 (en) * 2000-07-18 2006-06-15 Marshall Paul N High density integrated circuit package architecture
DE10317580B4 (en) * 2002-04-18 2010-09-16 Hitachi, Ltd. Electric inverter device with a liquid channel and electric vehicle with such an inverter device
SG104348A1 (en) * 2002-11-21 2004-06-21 Inst Of Microelectronics Apparatus and method for fluid-based cooling of heat-generating devices
US6972958B2 (en) * 2003-03-10 2005-12-06 Hewlett-Packard Development Company, L.P. Multiple integrated circuit package module
US7030486B1 (en) 2003-05-29 2006-04-18 Marshall Paul N High density integrated circuit package architecture
US7408258B2 (en) * 2003-08-20 2008-08-05 Salmon Technologies, Llc Interconnection circuit and electronic module utilizing same
US20050104027A1 (en) * 2003-10-17 2005-05-19 Lazarev Pavel I. Three-dimensional integrated circuit with integrated heat sinks
JP3896112B2 (en) * 2003-12-25 2007-03-22 エルピーダメモリ株式会社 Semiconductor integrated circuit device
US20050184376A1 (en) * 2004-02-19 2005-08-25 Salmon Peter C. System in package
US7091604B2 (en) * 2004-06-04 2006-08-15 Cabot Microelectronics Corporation Three dimensional integrated circuits
WO2006056199A1 (en) * 2004-11-24 2006-06-01 Danfoss Silicon Power Gmbh A flow distribution module and a stack of flow distribution modules
US7427809B2 (en) * 2004-12-16 2008-09-23 Salmon Technologies, Llc Repairable three-dimensional semiconductor subsystem
US20070007983A1 (en) * 2005-01-06 2007-01-11 Salmon Peter C Semiconductor wafer tester
US20060270104A1 (en) * 2005-05-03 2006-11-30 Octavio Trovarelli Method for attaching dice to a package and arrangement of dice in a package
US7250675B2 (en) * 2005-05-05 2007-07-31 International Business Machines Corporation Method and apparatus for forming stacked die and substrate structures for increased packing density
JP4266959B2 (en) * 2005-06-08 2009-05-27 Ｎｅｃディスプレイソリューションズ株式会社 Electronic apparatus cooling device and projection optical device
US8456015B2 (en) 2005-06-14 2013-06-04 Cufer Asset Ltd. L.L.C. Triaxial through-chip connection
US7586747B2 (en) * 2005-08-01 2009-09-08 Salmon Technologies, Llc. Scalable subsystem architecture having integrated cooling channels
US20070023889A1 (en) * 2005-08-01 2007-02-01 Salmon Peter C Copper substrate with feedthroughs and interconnection circuits
US20070023904A1 (en) * 2005-08-01 2007-02-01 Salmon Peter C Electro-optic interconnection apparatus and method
US20070023923A1 (en) * 2005-08-01 2007-02-01 Salmon Peter C Flip chip interface including a mixed array of heat bumps and signal bumps
WO2007029253A2 (en) * 2005-09-06 2007-03-15 Beyond Blades Ltd. 3-dimensional multi-layered modular computer architecture
JP4978054B2 (en) * 2006-05-02 2012-07-18 ソニー株式会社 Semiconductor device, manufacturing method thereof, and circuit board device
KR100737162B1 (en) * 2006-08-11 2007-07-06 동부일렉트로닉스 주식회사 Semiconductor device and fabricating method thereof
US7957134B2 (en) * 2007-04-10 2011-06-07 Hewlett-Packard Development Company, L.P. System and method having evaporative cooling for memory
DE102007048046A1 (en) * 2007-10-05 2009-04-09 Nordson Corp., Westlake Apparatus and method for dispensing a fluid, in particular hot-melt adhesive
US8106505B2 (en) * 2007-10-31 2012-01-31 International Business Machines Corporation Assembly including plural through wafer vias, method of cooling the assembly and method of fabricating the assembly
US8339474B2 (en) * 2008-08-20 2012-12-25 Freescale Semiconductor, Inc. Gain controlled threshold in denoising filter for image signal processing
DE112009005359T5 (en) 2009-11-11 2012-11-29 Kabushiki Kaisha Toshiba Heatsink, heat sink assembly, semiconductor module and semiconductor device with a cooling device
US20120063090A1 (en) * 2010-09-09 2012-03-15 Taiwan Semiconductor Manufacturing Company, Ltd. Cooling mechanism for stacked die package and method of manufacturing the same
US9343436B2 (en) 2010-09-09 2016-05-17 Taiwan Semiconductor Manufacturing Company, Ltd. Stacked package and method of manufacturing the same
WO2012046338A1 (en) 2010-10-08 2012-04-12 富士通株式会社 Semiconductor package, cooling mechanism, and a method for manufacturing semiconductor package
US8253234B2 (en) 2010-10-28 2012-08-28 International Business Machines Corporation Optimized semiconductor packaging in a three-dimensional stack
US8405998B2 (en) 2010-10-28 2013-03-26 International Business Machines Corporation Heat sink integrated power delivery and distribution for integrated circuits
US8427833B2 (en) 2010-10-28 2013-04-23 International Business Machines Corporation Thermal power plane for integrated circuits
US8823165B2 (en) 2011-07-12 2014-09-02 Invensas Corporation Memory module in a package
JP5929059B2 (en) * 2011-09-12 2016-06-01 富士通株式会社 Semiconductor device and manufacturing method thereof
US8513813B2 (en) 2011-10-03 2013-08-20 Invensas Corporation Stub minimization using duplicate sets of terminals for wirebond assemblies without windows
US8610260B2 (en) 2011-10-03 2013-12-17 Invensas Corporation Stub minimization for assemblies without wirebonds to package substrate
US8436477B2 (en) 2011-10-03 2013-05-07 Invensas Corporation Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate
US8659143B2 (en) 2011-10-03 2014-02-25 Invensas Corporation Stub minimization for wirebond assemblies without windows
WO2013052080A1 (en) 2011-10-03 2013-04-11 Invensas Corporation Stub minimization for multi-die wirebond assemblies with orthogonal windows
EP2766928A1 (en) 2011-10-03 2014-08-20 Invensas Corporation Stub minimization with terminal grids offset from center of package
EP2764544A1 (en) 2011-10-03 2014-08-13 Invensas Corporation Stub minimization for multi-die wirebond assemblies with parallel windows
US8653658B2 (en) 2011-11-30 2014-02-18 Taiwan Semiconductor Manufacturing Company, Ltd. Planarized bumps for underfill control
US9646942B2 (en) 2012-02-23 2017-05-09 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms for controlling bump height variation
US8787034B2 (en) * 2012-08-27 2014-07-22 Invensas Corporation Co-support system and microelectronic assembly
US8848392B2 (en) 2012-08-27 2014-09-30 Invensas Corporation Co-support module and microelectronic assembly
US8848391B2 (en) 2012-08-27 2014-09-30 Invensas Corporation Co-support component and microelectronic assembly
US9368477B2 (en) * 2012-08-27 2016-06-14 Invensas Corporation Co-support circuit panel and microelectronic packages
US8970035B2 (en) 2012-08-31 2015-03-03 Taiwan Semiconductor Manufacturing Company, Ltd. Bump structures for semiconductor package
US9538633B2 (en) * 2012-12-13 2017-01-03 Nvidia Corporation Passive cooling system integrated into a printed circuit board for cooling electronic components
US8884425B1 (en) * 2013-05-10 2014-11-11 Futurewei Technologies, Inc. Thermal management in 2.5 D semiconductor packaging
US9070423B2 (en) 2013-06-11 2015-06-30 Invensas Corporation Single package dual channel memory with co-support
US9281296B2 (en) 2014-07-31 2016-03-08 Invensas Corporation Die stacking techniques in BGA memory package for small footprint CPU and memory motherboard design
US9691437B2 (en) 2014-09-25 2017-06-27 Invensas Corporation Compact microelectronic assembly having reduced spacing between controller and memory packages
US9298228B1 (en) * 2015-02-12 2016-03-29 Rambus Inc. Memory capacity expansion using a memory riser
US9941234B2 (en) 2015-05-28 2018-04-10 Ut-Battelle, Llc Integrated packaging of multiple double sided cooling planar bond power modules
US9484080B1 (en) 2015-11-09 2016-11-01 Invensas Corporation High-bandwidth memory application with controlled impedance loading
US9679613B1 (en) 2016-05-06 2017-06-13 Invensas Corporation TFD I/O partition for high-speed, high-density applications
US11276667B2 (en) * 2016-12-31 2022-03-15 Intel Corporation Heat removal between top and bottom die interface
KR102635666B1 (en) * 2018-08-16 2024-02-14 에스케이하이닉스 주식회사 Semiconductor memory device
US11502349B2 (en) 2020-08-31 2022-11-15 Borgwarner, Inc. Cooling manifold assembly

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61183589U (en) * 1985-05-08 1986-11-15
JPH0728000B2 (en) * 1985-07-10 1995-03-29 株式会社日立製作所 Cooling / signal connection board, manufacturing method thereof, and semiconductor integrated circuit device
US5218515A (en) * 1992-03-13 1993-06-08 The United States Of America As Represented By The United States Department Of Energy Microchannel cooling of face down bonded chips
JP3139816B2 (en) 1992-03-26 2001-03-05 株式会社東芝 Small electronic equipment
EP0586888B1 (en) * 1992-08-05 2001-07-18 Fujitsu Limited Three-dimensional multichip module
JP3144135B2 (en) * 1993-03-31 2001-03-12 株式会社日立製作所 Electronic equipment
JPH07297359A (en) * 1993-08-05 1995-11-10 Fujitsu Ltd Multi-chip module and connector for the same
JPH0766338A (en) * 1993-08-27 1995-03-10 Hitachi Ltd Cooling device for integrated circuit element
JPH07211853A (en) * 1994-01-22 1995-08-11 B U G:Kk Ic board
SE511425C2 (en) * 1996-12-19 1999-09-27 Ericsson Telefon Ab L M Packing device for integrated circuits
JPH10270634A (en) * 1997-03-24 1998-10-09 Mitsubishi Electric Corp Memory module
US6400012B1 (en) * 1997-09-17 2002-06-04 Advanced Energy Voorhees, Inc. Heat sink for use in cooling an integrated circuit
JP3294170B2 (en) * 1997-10-20 2002-06-24 東京エレクトロン株式会社 Probe method and probe device
US6196003B1 (en) * 1999-11-04 2001-03-06 Pc/Ac, Inc. Computer enclosure cooling unit
US6317326B1 (en) * 2000-09-14 2001-11-13 Sun Microsystems, Inc. Integrated circuit device package and heat dissipation device
US6310771B1 (en) * 2000-11-14 2001-10-30 Chuan-Fu Chien CPU heat sink
US6474074B2 (en) * 2000-11-30 2002-11-05 International Business Machines Corporation Apparatus for dense chip packaging using heat pipes and thermoelectric coolers

Cited By (110)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060255468A1 (en) * 2005-05-11 2006-11-16 Magnachip Semiconductor, Ltd. Semiconductor device chip and semiconductor device chip package
US7378747B2 (en) * 2005-05-11 2008-05-27 Magnachip Semiconductor, Ltd. Semiconductor device chip and semiconductor device chip package
US7553162B2 (en) 2005-05-25 2009-06-30 Panasonic Electric Works Co., Ltd. Socket for electronic component
US7309911B2 (en) * 2005-05-26 2007-12-18 International Business Machines Corporation Method and stacked memory structure for implementing enhanced cooling of memory devices
US20060268519A1 (en) * 2005-05-26 2006-11-30 International Business Machines Corporation Method and stacked memory structure for implementing enhanced cooling of memory devices
US8154131B2 (en) 2005-06-14 2012-04-10 Cufer Asset Ltd. L.L.C. Profiled contact
US20060278993A1 (en) * 2005-06-14 2006-12-14 John Trezza Chip connector
US20060278996A1 (en) * 2005-06-14 2006-12-14 John Trezza Active packaging
US20060281296A1 (en) * 2005-06-14 2006-12-14 Abhay Misra Routingless chip architecture
US20060281243A1 (en) * 2005-06-14 2006-12-14 John Trezza Through chip connection
US7942182B2 (en) 2005-06-14 2011-05-17 Cufer Asset Ltd. L.L.C. Rigid-backed, membrane-based chip tooling
US20060281219A1 (en) * 2005-06-14 2006-12-14 John Trezza Chip-based thermo-stack
US20060278992A1 (en) * 2005-06-14 2006-12-14 John Trezza Post & penetration interconnection
US20060278988A1 (en) * 2005-06-14 2006-12-14 John Trezza Profiled contact
US7521806B2 (en) 2005-06-14 2009-04-21 John Trezza Chip spanning connection
US20060278986A1 (en) * 2005-06-14 2006-12-14 John Trezza Chip capacitive coupling
US20060281303A1 (en) * 2005-06-14 2006-12-14 John Trezza Tack & fuse chip bonding
WO2006138489A2 (en) * 2005-06-14 2006-12-28 Cubic Wafer, Inc. Chip-based thermo-stack
US20070138562A1 (en) * 2005-06-14 2007-06-21 Cubic Wafer, Inc. Coaxial through chip connection
US20070161235A1 (en) * 2005-06-14 2007-07-12 John Trezza Back-to-front via process
US20070167004A1 (en) * 2005-06-14 2007-07-19 John Trezza Triaxial through-chip connection
US20070182020A1 (en) * 2005-06-14 2007-08-09 John Trezza Chip connector
US20070196948A1 (en) * 2005-06-14 2007-08-23 John Trezza Stacked chip-based system and method
US20070197013A1 (en) * 2005-06-14 2007-08-23 Cubic Wafer, Inc. Processed Wafer Via
US20070228576A1 (en) * 2005-06-14 2007-10-04 John Trezza Isolating chip-to-chip contact
WO2006138489A3 (en) * 2005-06-14 2007-11-15 Cubic Wafer Inc Chip-based thermo-stack
US20070278641A1 (en) * 2005-06-14 2007-12-06 John Trezza Side Stacking Apparatus and Method
US7932584B2 (en) 2005-06-14 2011-04-26 Cufer Asset Ltd. L.L.C. Stacked chip-based system and method
US20060278994A1 (en) * 2005-06-14 2006-12-14 John Trezza Inverse chip connector
US7482272B2 (en) 2005-06-14 2009-01-27 John Trezza Through chip connection
US20060278980A1 (en) * 2005-06-14 2006-12-14 John Trezza Patterned contact
US7989958B2 (en) 2005-06-14 2011-08-02 Cufer Assett Ltd. L.L.C. Patterned contact
US7884483B2 (en) 2005-06-14 2011-02-08 Cufer Asset Ltd. L.L.C. Chip connector
US20080171174A1 (en) * 2005-06-14 2008-07-17 John Trezza Electrically conductive interconnect system and method
US8093729B2 (en) 2005-06-14 2012-01-10 Cufer Asset Ltd. L.L.C. Electrically conductive interconnect system and method
US7851348B2 (en) 2005-06-14 2010-12-14 Abhay Misra Routingless chip architecture
US7847412B2 (en) 2005-06-14 2010-12-07 John Trezza Isolating chip-to-chip contact
US7838997B2 (en) 2005-06-14 2010-11-23 John Trezza Remote chip attachment
US9324629B2 (en) 2005-06-14 2016-04-26 Cufer Asset Ltd. L.L.C. Tooling for coupling multiple electronic chips
US7919870B2 (en) 2005-06-14 2011-04-05 Cufer Asset Ltd. L.L.C. Coaxial through chip connection
US20060281307A1 (en) * 2005-06-14 2006-12-14 John Trezza Post-attachment chip-to-chip connection
US20060281363A1 (en) * 2005-06-14 2006-12-14 John Trezza Remote chip attachment
US7538033B2 (en) 2005-06-14 2009-05-26 John Trezza Post-attachment chip-to-chip connection
US20060278981A1 (en) * 2005-06-14 2006-12-14 John Trezza Electronic chip contact structure
US7808111B2 (en) 2005-06-14 2010-10-05 John Trezza Processed wafer via
US7786592B2 (en) 2005-06-14 2010-08-31 John Trezza Chip capacitive coupling
US7781886B2 (en) 2005-06-14 2010-08-24 John Trezza Electronic chip contact structure
US7659202B2 (en) 2005-06-14 2010-02-09 John Trezza Triaxial through-chip connection
US8283778B2 (en) 2005-06-14 2012-10-09 Cufer Asset Ltd. L.L.C. Thermally balanced via
US7767493B2 (en) 2005-06-14 2010-08-03 John Trezza Post & penetration interconnection
US7969015B2 (en) 2005-06-14 2011-06-28 Cufer Asset Ltd. L.L.C. Inverse chip connector
US20060278966A1 (en) * 2005-06-14 2006-12-14 John Trezza Contact-based encapsulation
US7687400B2 (en) 2005-06-14 2010-03-30 John Trezza Side stacking apparatus and method
US8411450B2 (en) * 2006-01-25 2013-04-02 Nec Corporation Electronic device package, module, and electronic device
US20100246144A1 (en) * 2006-01-25 2010-09-30 Nec Corporation Electronic device package, module, and electronic device
US7687397B2 (en) 2006-06-06 2010-03-30 John Trezza Front-end processed wafer having through-chip connections
US20070281460A1 (en) * 2006-06-06 2007-12-06 Cubic Wafer, Inc. Front-end processed wafer having through-chip connections
US7871927B2 (en) 2006-10-17 2011-01-18 Cufer Asset Ltd. L.L.C. Wafer via formation
US20080090413A1 (en) * 2006-10-17 2008-04-17 John Trezza Wafer via formation
US7564685B2 (en) * 2006-12-29 2009-07-21 Google Inc. Motherboards with integrated cooling
US20080158818A1 (en) * 2006-12-29 2008-07-03 Google Inc. Motherboards with Integrated Cooling
US20100055838A1 (en) * 2007-01-03 2010-03-04 Abhay Misra Sensitivity capacitive sensor
US8499434B2 (en) 2007-01-03 2013-08-06 Cufer Asset Ltd. L.L.C. Method of making a capacitive sensor
US7705613B2 (en) 2007-01-03 2010-04-27 Abhay Misra Sensitivity capacitive sensor
US20080157787A1 (en) * 2007-01-03 2008-07-03 Cubic Wafer, Inc. Sensitivity capacitive sensor
US7803693B2 (en) 2007-02-15 2010-09-28 John Trezza Bowed wafer hybridization compensation
US20080197488A1 (en) * 2007-02-15 2008-08-21 John Trezza Bowed wafer hybridization compensation
US20080200022A1 (en) * 2007-02-15 2008-08-21 John Callahan Post-seed deposition process
US20100176844A1 (en) * 2007-02-15 2010-07-15 Wyman Theodore J Ted Variable off-chip drive
US7969192B2 (en) 2007-02-15 2011-06-28 Cufer Asset Ltd. L.L.C. Variable off-chip drive
US20080197893A1 (en) * 2007-02-15 2008-08-21 Wyman Theodore J Ted Variable off-chip drive
US7598163B2 (en) 2007-02-15 2009-10-06 John Callahan Post-seed deposition process
US20080197508A1 (en) * 2007-02-16 2008-08-21 John Trezza Plated pillar package formation
US7670874B2 (en) 2007-02-16 2010-03-02 John Trezza Plated pillar package formation
US7748116B2 (en) 2007-04-05 2010-07-06 John Trezza Mobile binding in an electronic connection
US7850060B2 (en) 2007-04-05 2010-12-14 John Trezza Heat cycle-able connection
US20080246145A1 (en) * 2007-04-05 2008-10-09 John Trezza Mobile binding in an electronic connection
US20090267219A1 (en) * 2007-04-23 2009-10-29 John Trezza Ultra-thin chip packaging
US7960210B2 (en) 2007-04-23 2011-06-14 Cufer Asset Ltd. L.L.C. Ultra-thin chip packaging
US8044506B2 (en) * 2007-07-31 2011-10-25 Samsung Electronics Co., Ltd. Thermal-emitting memory module, thermal-emitting module socket, and computer system
US20090034327A1 (en) * 2007-07-31 2009-02-05 Samsung Electronics Co., Ltd. Thermal-emitting memory module, thermal-emitting module socket, and computer system
US20120061817A1 (en) * 2008-06-12 2012-03-15 Renesas Electronics Corporation Semiconductor device and manufacturing method of the same
US8232634B2 (en) * 2008-06-12 2012-07-31 Renesas Electronics Corporation Semiconductor device having a pin mounted heat sink
US20100032820A1 (en) * 2008-08-06 2010-02-11 Michael Bruennert Stacked Memory Module
US20100170660A1 (en) * 2009-01-06 2010-07-08 Massachusetts Institute Of Technology Heat exchangers and related methods
US8678075B2 (en) * 2009-01-06 2014-03-25 Massachusetts Institute Of Technology Heat exchangers and related methods
US20110051385A1 (en) * 2009-08-31 2011-03-03 Gainteam Holdings Limited High-density memory assembly
US8077460B1 (en) 2010-07-19 2011-12-13 Toyota Motor Engineering & Manufacturing North America, Inc. Heat exchanger fluid distribution manifolds and power electronics modules incorporating the same
US8659896B2 (en) 2010-09-13 2014-02-25 Toyota Motor Engineering & Manufacturing North America, Inc. Cooling apparatuses and power electronics modules
US8199505B2 (en) 2010-09-13 2012-06-12 Toyota Motor Engineering & Manufacturing Norh America, Inc. Jet impingement heat exchanger apparatuses and power electronics modules
US8427832B2 (en) 2011-01-05 2013-04-23 Toyota Motor Engineering & Manufacturing North America, Inc. Cold plate assemblies and power electronics modules
US8391008B2 (en) 2011-02-17 2013-03-05 Toyota Motor Engineering & Manufacturing North America, Inc. Power electronics modules and power electronics module assemblies
US8482919B2 (en) 2011-04-11 2013-07-09 Toyota Motor Engineering & Manufacturing North America, Inc. Power electronics card assemblies, power electronics modules, and power electronics devices
US20120300392A1 (en) * 2011-04-18 2012-11-29 Morgan Johnson Heat management in an above motherboard interposer with peripheral circuits
US20140070406A1 (en) * 2012-09-10 2014-03-13 Futurewei Technologies, Inc. Devices and Methods for 2.5D Interposers
US8952533B2 (en) * 2012-09-10 2015-02-10 Futurewei Technologies, Inc. Devices and methods for 2.5D interposers
US8786078B1 (en) 2013-01-04 2014-07-22 Toyota Motor Engineering & Manufacturing North America, Inc. Vehicles, power electronics modules and cooling apparatuses with single-phase and two-phase surface enhancement features
US9131631B2 (en) 2013-08-08 2015-09-08 Toyota Motor Engineering & Manufacturing North America, Inc. Jet impingement cooling apparatuses having enhanced heat transfer assemblies
US9398731B1 (en) 2014-09-23 2016-07-19 Google Inc. Cooling electronic devices in a data center
CN104302104A (en) * 2014-09-29 2015-01-21 何淑芳 Combined circuit board
US10448543B2 (en) 2015-05-04 2019-10-15 Google Llc Cooling electronic devices in a data center
US11109517B2 (en) 2015-05-04 2021-08-31 Google Llc Cooling electronic devices in a data center
US10462935B2 (en) 2015-06-23 2019-10-29 Google Llc Cooling electronic devices in a data center
US11419246B2 (en) 2015-06-23 2022-08-16 Google Llc Cooling electronic devices in a data center
US11622474B2 (en) 2015-06-23 2023-04-04 Google Llc Cooling electronic devices in a data center
US10349561B2 (en) 2016-04-15 2019-07-09 Google Llc Cooling electronic devices in a data center
US20180270992A1 (en) * 2017-03-15 2018-09-20 Nec Corporation Stacked module, stacking method, cooling/feeding mechanism, and stacked module mounting board
US10499545B2 (en) * 2017-03-15 2019-12-03 Nec Corporation Stacked module, stacking method, cooling/feeding mechanism, and stacked module mounting board
US20210066162A1 (en) * 2019-08-30 2021-03-04 Intel Corporation Semiconductor package with attachment and/or stop structures
CN110783288A (en) * 2019-09-29 2020-02-11 华进半导体封装先导技术研发中心有限公司 Chip heat dissipation packaging structure

Also Published As

Publication number Publication date
US6611057B2 (en) 2003-08-26
JP2002151640A (en) 2002-05-24
JP4608763B2 (en) 2011-01-12

Similar Documents

Publication Publication Date Title
US6611057B2 (en) Semiconductor device attaining both high speed processing and sufficient cooling capacity
US10622294B2 (en) Assembly including plural through wafer vias, method of cooling the assembly and method of fabricating the assembly
US11915996B2 (en) Microelectronics assembly including top and bottom packages in stacked configuration with shared cooling
US6670699B2 (en) Semiconductor device packaging structure
US5696405A (en) Microelectronic package with device cooling
US9806003B2 (en) Single base multi-floating surface cooling solution
US20140015119A1 (en) Semiconductor device/electronic component mounting structure
US7861768B1 (en) Heat sink
US20080192428A1 (en) Thermal management system for computers
US5719745A (en) Extended surface cooling for chip stack applications
Brunschwiler et al. Benchmarking study on the thermal management landscape for three-dimensional integrated circuits: From back-side to volumetric heat removal
US20050274487A1 (en) Method and apparatus for reducing thermal resistance in a vertical heat sink assembly
TW201325327A (en) Method and apparatus for connecting inlaid chip into printed circuit board
JP2007324544A (en) Stacked semiconductor package
JP5018555B2 (en) Cooling module and composite mounting board
CN218918850U (en) Integrated circuit element with high-efficiency heat dissipation package
WO1997044824A1 (en) High-density, integrated circuit chip package
CN219677255U (en) Electronic component integrating three-dimensional vapor cavity and liquid cooling heat dissipation
TWM648455U (en) An integrated electronic module with three dimensional vapor chamber and liquid cooling for heat dissipation
Chu Advanced cooling technology for leading-edge computer products
CN114513928A (en) Electronic device
EP0768711A2 (en) Microelectronic package with device cooling

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MIKUBO, KAZUYUKI;KITAJO, SAKAE;REEL/FRAME:012527/0436

Effective date: 20011101

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12