US20020030198A1 - Methods for fabricating light emitting devices having aluminum gallium indium nitride structures and mirror stacks - Google Patents
Methods for fabricating light emitting devices having aluminum gallium indium nitride structures and mirror stacks Download PDFInfo
- Publication number
- US20020030198A1 US20020030198A1 US09/923,711 US92371101A US2002030198A1 US 20020030198 A1 US20020030198 A1 US 20020030198A1 US 92371101 A US92371101 A US 92371101A US 2002030198 A1 US2002030198 A1 US 2002030198A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- fabricating
- layer
- mirror stack
- wafer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/10—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a light reflecting structure, e.g. semiconductor Bragg reflector
- H01L33/105—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a light reflecting structure, e.g. semiconductor Bragg reflector with a resonant cavity structure
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y20/00—Nanooptics, e.g. quantum optics or photonic crystals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0066—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
- H01L33/007—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0075—Processes for devices with an active region comprising only III-V compounds comprising nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0093—Wafer bonding; Removal of the growth substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/44—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the coatings, e.g. passivation layer or anti-reflective coating
- H01L33/46—Reflective coating, e.g. dielectric Bragg reflector
- H01L33/465—Reflective coating, e.g. dielectric Bragg reflector with a resonant cavity structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/02—Structural details or components not essential to laser action
- H01S5/0206—Substrates, e.g. growth, shape, material, removal or bonding
- H01S5/0215—Bonding to the substrate
- H01S5/0216—Bonding to the substrate using an intermediate compound, e.g. a glue or solder
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/02—Structural details or components not essential to laser action
- H01S5/0206—Substrates, e.g. growth, shape, material, removal or bonding
- H01S5/0217—Removal of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/10—Construction or shape of the optical resonator, e.g. extended or external cavity, coupled cavities, bent-guide, varying width, thickness or composition of the active region
- H01S5/18—Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities
- H01S5/183—Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities having only vertical cavities, e.g. vertical cavity surface-emitting lasers [VCSEL]
- H01S5/18341—Intra-cavity contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/10—Construction or shape of the optical resonator, e.g. extended or external cavity, coupled cavities, bent-guide, varying width, thickness or composition of the active region
- H01S5/18—Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities
- H01S5/183—Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities having only vertical cavities, e.g. vertical cavity surface-emitting lasers [VCSEL]
- H01S5/18361—Structure of the reflectors, e.g. hybrid mirrors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/10—Construction or shape of the optical resonator, e.g. extended or external cavity, coupled cavities, bent-guide, varying width, thickness or composition of the active region
- H01S5/18—Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities
- H01S5/183—Surface-emitting [SE] lasers, e.g. having both horizontal and vertical cavities having only vertical cavities, e.g. vertical cavity surface-emitting lasers [VCSEL]
- H01S5/18361—Structure of the reflectors, e.g. hybrid mirrors
- H01S5/1838—Reflector bonded by wafer fusion or by an intermediate compound
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/30—Structure or shape of the active region; Materials used for the active region
- H01S5/34—Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers
- H01S5/343—Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser
- H01S5/34333—Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser with a well layer based on Ga(In)N or Ga(In)P, e.g. blue laser
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/977—Thinning or removal of substrate
Definitions
- the invention is directed towards the field of light emission particularly towards providing high quality reflective surfaces to both sides of an Al x Ga y In z N device,
- a vertical cavity optoelectronic structure consists of an active region that is formed by light emitting layer interposing confining layers that may be doped, un-doped, or contain a p-n junction.
- the structure also contains at least one reflective mirror that forms a Fabry-Perot cavity in the direction normal to the light emitting layers.
- One vertical cavity optoelectronic structure e.g. a vertical cavity surface emitting laser (VCSEL)
- VCSEL vertical cavity surface emitting laser
- One method to achieve high quality mirrors is through semiconductor growth techniques.
- DBRs distributed Bragg reflectors
- Al x Ga y In z N DBRs there are serious material issues for the growth of semiconductor Al x Ga y In z N DBRs, including cracking and electrical conductivity.
- These mirrors require many periods/layers of alternating indium aluminum gallium nitride compositions (Al x Ga y In z N/ Al x′ Ga y′ In z′ N).
- Dielectric DBRs in contrast to semiconductor DBRs, are relatively straightforward to make with reflectivities in excess of 99% in the spectral range spanned by the Al x Ga y In z N system. These mirrors are typically deposited by evaporation or sputter techniques, but MBE (molecular beam epitaxial) and MOCVD (metal-organic chemical vapor deposition) can also be employed. However, only one side of the active region can be accessed for D-DBR deposition unless the growth substrate is removed. Producing an Al x Ga y In z N vertical cavity optoelectronic structure would be significantly easier if it was possible to bond and/or deposit D-DBRs on both sides of a Al x Ga y In z N active region.
- Wafer bonding can be divided into two basic categories: direct wafer bonding, and metallic wafer bonding.
- direct wafer bonding the two wafers are fuised together via mass transport at the bonding interface.
- Direct wafer bonding can be performed between any combination of semiconductor, oxide, and dielectric materials. It is usually done at high temperature (>400° C.) and under uniaxial pressure.
- One suitable direct wafer bonding technique is described by Kish, et al., in U.S. Pat. No. 5,502,316.
- metallic wafer bonding a metallic layer is deposited between the two bonding substrates to cause them to adhere.
- metallic bonding disclosed by Yablonovitch, et al. in Applied Physics Letters, vol. 56, pp.
- flip-chip bonding a technique used in the micro- and optoelectronics industry to attach a device upside down onto a substrate. Since flip-chip bonding is used to improve the heat sinking of a device, removal of the substrate depends upon the device structure and conventionally the only requirements of the metallic bonding layer are that it be electrically conductive and mechanically robust.
- the Al x Ga 1 ⁇ x N layer must be adequately doped. Electrical conductivity is insufficient unless the Al composition is reduced to below approximately 50% for Si (n-type) doping and to below approximately 20% for Mg (p-type) doping.
- the number of layer periods needed to achieve sufficient reflectivity using lower Al composition layers requires a large total thickness of Al x Ga 1 ⁇ x N material, increasing the risk of epitaxial layer cracking (due to the relatively large lattice mismatch between AlN and GaN) and reducing compositional control.
- the Al x Ga 1 ⁇ x N/GaN stack of FIG. 1 is already ⁇ 2.5 ⁇ m thick and is far from sufficiently reflective for a VCSEL.
- a high reflectivity DBR based on this layer pair requires a total thickness significantly greater than 2.5 ⁇ m and would be difficult to grow reliably given the mismatch between AlN and GaN growth conditions and material properties. Even though the cracking is not as great of an issue if the layers are un-doped, compositional control and the AlN/GaN growth temperatures still pose great challenges to growing high reflectivity DBRs. Hence, even in applications where the DBRs do not have to conduct current, semiconductor mirror stacks with reflectivities >99% in the Al x Ga y In z N material system have not been demonstrated. For this reason, dielectric-based DBR mirrors are preferred.
- At least one mirror stack e.g. a dielectric distributed Bragg reflector (D-DBR) or composite D-DBR/semiconductor DBR interposes a Al x Ga y In z N active region and a host substrate.
- a wafer bond interface is positioned somewhere between the host substrate and the active region.
- An optional intermediate bonding layer is adjacent the wafer bond interface to accoimnodate strain and thermal coefficient mismatch at the wafer bond interface.
- An optional mirror stack is positioned adjacent the Al x Ga y In z N active region. Either the host substrate or intermediate bonding layer is selected for compliancy.
- One embodiment of the aforementioned invention consists of a device having the wafer bond interface positioned adjacent the Al x Ga y In z N active region, the Al x Ga y In z N active region is fabricated on a sacrificial substrate, e.g. Al 2 O 3 .
- the mirror stack attached to a host substrate is direct wafer bonded to the Al x Ga y In z N active region.
- the sacrificial substrate is removed.
- the mirror stack is attached on top of the Al x Ga y In z N active region.
- a host substrate selected to have the proper mechanical properties, is wafer bonded to the mirror stack.
- metallic bonding may be used to bond the host substrate to the mirror stack.
- the sacrificial substrate is removed.
- An optional mirror stack is attached on top of the Al x Ga y In z N active region. Electrical contacts are added to the n-type and p-type layers. Selection of the host substrate in cases of direct wafer bonding to obtain the desired properties is a critical teaching. Additional embodiments include positioning the wafer bond interface within the DBR.
- FIG. 1 illustrates the theoretical reflectivity vs. wavelength for AlN/GaN and Al 0.30 Ga 0.70 N/GaN DBRs.
- FIGS. 2 A-BB illustrates preferred embodiments of the present invention.
- FIGS. 3 A-F pictorially depict the flow chart corresponding to the present invention.
- FIGS. 4 A-F pictorially depict an alternate flow chart corresponding to the present invention.
- FIG. 5 shows a scanning electron microscope (SEM) cross sectional images of the direct wafer bonded interface between a D-DBR deposited on a GaN/Al 2 O 3 structure and a GaP host substrate.
- FIG. 6 shows a SEM cross section of an active region with a deposited D-DBR which was metallic bonded to a host substrate. The substrate has been removed and a second D-DBR deposited on the side of the Al x Ga y In z N active region opposite the first D-DBR.
- FIG. 7 shows the optical emission spectrum from 400-500 nm from the device in described in FIG. 6.
- the modal peaks describe a vertical cavity structure.
- Dielectric distributed Bragg reflectors consist of stacked pairs of low loss dielectrics where one of the pair materials has a low index of refraction and one has a high index of refraction.
- Some possible dielectric DBR mirrors are based on paired layers of silicon dioxide (SiO 2 ) with titanium oxide (TiO 2 ), zirconium oxide (ZrO 2 ), tantalum oxide (Ta 2 O 5 ), or hafnium oxide (HfO 2 ) can achieve the high reflectivities required for a blue vertical cavity surface emitting laser (VCSEL) e.g. >99.5%, or resonant cavity light emitting device (RCLED), e.g. ⁇ 60% or higher.
- VCSEL blue vertical cavity surface emitting laser
- RCLED resonant cavity light emitting device
- the SiO2/HfO2 stacked pairs are of special interest since they can be used to produce mirror stacks with reflectivities in excess of 99% in the wavelength range of 350-500 nm.
- D-DBRs made with alternating layers of SiO 2 and HfO 2 have been shown to be mechanically stable up to 1050° C., lending flexibility to subsequent processing.
- FIG. 2 A preferred embodiment is shown in FIG. 2.
- a first mirror stack 14 e.g. a DBR of high reflectivity, is attached to a suitable substrate.
- the mirror stack 14 can consist of one or more of the following materials: dielectric, semiconductor and metal.
- the first mirror stack 14 is wafer-bonded to a top p-layer 18 b in an Al x Ga y In z N active region 18 grown on a sacrificial substrate.
- the Al x Ga y In z N vertical cavity optoelectronic structure 18 has been designed for high gain at the desired wavelength.
- the wafer bonded interface 16 must be of excellent optical quality with very low scattering.
- the wafer bonded interface 16 may include an optional intermediate bonding layer (not shown).
- An optional second mirror stack 20 e.g. a D-DBR (shown in FIG. 2), is attached to the Al x Ga y In z N vertical cavity optoelectronic structure 18 on a side opposing the first mirror stack 14 .
- the optional second mirror stack 20 and n- and p-type 18 a, 18 b layers of the Al x Ga y In z N active region 18 may be patterned and etched to provide areas for ohmic contacts.
- the mirror must have very high reflectivity >99%.
- the reflectivity requirement of the mirror(s) is relaxed (>60%).
- An alternate approach is for the mirror stack 14 to be attached to the Al x Ga y In z N active region.
- the wafer bond interface 16 is then between the mirror stack 14 and the host substrate 12 .
- This structure may also have an optional second mirror stack 20 .
- Yet another approach, to be used in conjunction with either of the first two, is to have a direct wafer bond in the middle of one or both of the mirror stacks. Several possible locations of a wafer bonded interface 16 are shown in FIG. 2.
- Current constriction may be achieved in either the n-type or p-type active region material by inserting an Al x Ga y In z N layer that may be etched and/or oxidized to improve current and optical confinement and thus reduce lasing threshold or improve device efficiency. Incorporation of such a layer is important when a D-DBR and/or un-doped semiconductor DBR is used since no current is conducted through them.
- the cavity may be a single or multiple-wavelength cavity depending on the required thickness of the contacting layers to obtain a suitably low forward voltage. Many variations on the structures described above are possible. A similar structure can also be produced with the p- and n-type materials switched.
- FIGS. 3 A-F pictorially depict a flow chart corresponding to an embodiment of the present invention.
- a Al x Ga y In z N active region is fabricated on a sacrificial substrate, e.g. Al 2 O 3 .
- a first mirror stack is attached to a host substrate. Techniques for attaching include bonding, depositing, and growing.
- the first mirror stack is attached via wafer bonding to the Al x Ga y In z N active region.
- direct wafer bonding should be used since it is critical to have low optical losses.
- the sacrificial substrate is removed.
- FIG. 3D the sacrificial substrate is removed.
- the optional second mirror stack is attached to the top of the Al x Ga y In z N active region.
- electrical contacts are added to the optional second mirror stack or Al x Ga y In z N active region. Patterning to define the device area and to expose the contact layers can also be performed in the process flow.
- FIGS. 4 A-F pictorially depict an alternate process flowchart.
- a Al x Ga y In z N active region is grown over on a sacrificial substrate.
- the first mirror stack is attached to the Al x Ga y In z N active region.
- a host substrate is attached via direct wafer bonding or metallic bonding to the first mirror stack. Since the wafer bond is outside of the optical cavity, losses due to the wafer bond are less critical.
- the sacrificial substrate is removed.
- the optional second mirror stack is attached to the Al x Ga y In z N active region.
- electrical contacts are added to the optional second mirror stack or Al x Ga y In z N active region. Patterning to define the device area and to expose the contact layers can also be performed in the process flow.
- the choice of host substrate for direct wafer bonding is critical and is effected by several properties: mass transport, compliancy, and stress/strain relief.
- the host substrate can be selected from a group that includes gallium phosphide (GaP), gallium arsenide (GaAs), indium phosphide (InP), or silicon (Si).
- GaP gallium phosphide
- GaAs gallium arsenide
- InP indium phosphide
- Si silicon
- the preferred thickness of the substrate is between 1000 ⁇ and 50 ⁇ m.
- Mass transport plays an important role in direct wafer bonding.
- III-V to III-V direct wafer bonding or III-V to dielectric bonding
- at least one surface exhibits significant mass transport at temperatures sufficiently low to preserve the quality of the layers.
- Al x Ga y In z N and most dielectric materials do not exhibit significant mass transport at temperatures consistent with maintaining integrity of the high-In containing Al x Ga y In z N active layers ( ⁇ 1000° C.).
- Lack of mass transport in one or both of the bonding materials impedes wafer adhesion.
- a model for this is that when both materials exhibit significant mass transport at the bonding temperature, the bonds of both materials can rearrange into the strongest bond across the interface. When only one material exhibits significant mass transport, the bonds of only this one material can align with the surface bonds of the other material. It is difficult in this situation to form a wafer bond of high mechanical strength.
- Compliancy is the ability of the material to change shape on an atomic or macroscopic scale to accommodate strains and stresses.
- compliancy is defined to be accomplished by materials that have a melting point less than the bonding temperature, or when materials have a ductile/brittle transition below the bonding temperature, or when the substrates are thinner than ⁇ 50 ⁇ m.
- Standard III-V wafer bonding for substrates of GaP, GaAs, and InP is generally performed at temperatures of 400-1000° C. where both substrates are compliant. Compliancy of at least one of the bonding materials is essential to wafer bonding since the materials have inherent surface roughness and/or lack of planarity on either and microscopic or macroscopic scale.
- a temperature of 1000° C. a Al x Ga y In z N structure amealed in an N 2 ambient for 20 minutes results in a reduction of PL intensity of approximately 20%.
- GaN-based materials grown on Al 2 O 3 substrates are not compliant at bonding temperatures below 1000° C.
- Dielectric materials that are used to make high reflectivity D-DBRs for wide band-gap semiconductors are typically not compliant below 1000° C. Hence, it is important that the bonding/support substrate and/or intermediate bonding be compliant at those temperatures.
- Melting point is one property that determines the compliancy of materials.
- Materials generally undergo a ductile/brittle transition below the melting point.
- the compliancy of these materials at high temperatures has to be balanced with desorption of one of the elements.
- InP is compliant at 1000° C.
- the material would be severely decomposed at that temperature because of the desorption of phosphorus. Bonding with such materials should be limited to temperatures less than approximately two times the desorption temperature at the ambient pressure during bonding. Thus, the selection of materials must be compatible both with the required compliancy and the bonding temperature.
- Very thin substrates can also be compliant.
- Thin silicon e.g. ⁇ 50 ⁇ m
- Thin silicon is compliant because, even at a high radius of curvature, the stresses are small if the substrate is thin.
- This technique works well for materials having a high fracture hardness, e.g. silicon (11270 N/mm 2 ) or Al x Ga y In z N.
- materials that have a low fracture hardness e.g. GaAs (2500 N/mm 2 ) can easily fracture upon handling.
- silicon having a thickness >50 ⁇ m even a small radius of curvature causes high stresses in the material, causing the material to fracture. The same applies to other materials that are potential substrate candidates.
- the intermediate bonding layer is selected from a group that includes dielectrics and alloys containing halides (e.g. CaF 2 ), ZnO, indium (In), tin (Sn), chrome (Cr), gold (Au), nickel (Ni), copper (Cu), and II-VI materials.
- dielectrics and alloys containing halides e.g. CaF 2 ), ZnO, indium (In), tin (Sn), chrome (Cr), gold (Au), nickel (Ni), copper (Cu), and II-VI materials.
- the addition of current constriction layers would further improve current spreading by directing the current only into the cavity, and may be necessary for a VCSEL. This can be applied to the vertical cavity optoelectronic structure with or without a composite semiconductor/dielectric DBR, and may be incorporated into the semiconductor part of a composite mirror. Although the current constriction layers may be included in both the p- and n-layers of the confining layers, it is most effective in the p-confining layers because of the lower conductivity.
- the support substrate is necessary if a D-DBR is to be attached to both sides of the active region, since the original host substrate must be removed.
- the decomposition of the layer adjacent the sapphire substrate depends on laser energy, wavelength, material decomposition temperature, and the absorption of the material.
- the sapphire substrate may be removed by this technique to allow a D-DBR to be attached to the other side of the active region.
- This laser melting technique has many design variables that may make the laser interface lack the flatness necessary for a VCSEL. Additionally, VCSELs have very tight thickness constraints. There are several ways that laser melting can be used to alleviate both of these problems.
- the layer adjacent the sacrificial growth substrate is defined to be a sacrificial layer if the thickness of the layer is such that it will be completely decomposed by the laser.
- a layer thickness that will be completely decomposed is approximately sooA, but this value will be dependent on the laser energy, the laser wavelength, and material decomposition temperature and the absorption of the layer adjacent the substrate.
- the layer adjacent the sacrificial layer (opposite the substrate), the stopper layer is chosen to have a higher decomposition temperature or lower absorption at the laser wavelength than sacrificial layer. The stopper layer, because it has a higher decomposition temperature or low absorption, will not be significantly affected by the laser energy.
- the sacrificial layer is decomposed by the laser, leaving an abrupt interface at the stopper layer which has a higher decomposition temperature or lower absorption. That stopper layer can also then be subsequently etched, oxidized and etched, or decomposed using a laser with different energy and wavelength.
- the preferred layer combinations are GaN/Al x Ga 1 ⁇ x N, InGaN/ Al x Ga 1 ⁇ x N, and InGaN/GaN.
- GaN/ Al x Ga 1 ⁇ x N combination the GaN sacrificial layer will decompose with the laser but the Al x Ga 1 ⁇ x N stopper layer will be unaffected.
- the Al x Ga 1 ⁇ x N can then be etched away using selective wet chemical etching to stop on a smooth Al x Ga y In z N interface.
- the GaN layer described above is not completely decomposed, the remaining GaN can be etched away. Since a thick buffer layer is needed at the beginning of GaN growth and the VCSEL layer interfaces need to be of controlled thickness and very smooth, this technique can be especially valuable.
- the thickness of a particular layer or cavity can be tailored by using one or more sacrificial layers and stopper layers. By laser melting and selective wet chemical etching, layer pairs can be decomposed and etched in sequence until the desire thickness is reached.
- a preferred layer combination is GaN/ Al x Ga 1 ⁇ x N where the GaN is the sacrificial layer and the Al x Ga 1 ⁇ x N stopper layer can be selectively wet chemical etched.
- AlN which can be selectively etched using wet chemical etching.
- AlN may be used as a sacrificial layer where the Al x Ga y In z N layers can be removed from the host substrate by using AlN selective etching to undercut the structure.
- the AlN layers can be oxidized using a wet oxidation process at elevated temperatures.
- the AlN-oxide can then be etched away using an etchant, e.g. HF.
- the substrate may be exfoliated, e.g. implanted with a light ion into the material. This creates defects at a certain depth.
- the material When the substrate is heated, the material selectively cleaves through the dislocations and the substrate is separated from the active layers. Undercutting a ZnO or other dielectric buffer layer via chemical etchants can also be used to remove the substrate from the Al x Ga y In z N layers. This technique can be applied to 2-D or 3-D growth techniques (e.g. SiO 2 or other dielectric used in ELOG) where the Al x Ga y In z N layer is continuous across the substrate or in patterned areas only.
- 2-D or 3-D growth techniques e.g. SiO 2 or other dielectric used in ELOG
- Dielectric DBRs have been deposited on Al x Ga y In z N active regions grown on sapphire substrates.
- the DBR/ Al x Ga y In z N active region structure was then wafer bonded to a host substrate.
- the DBR/ Al x Ga y In z N active region structure was direct wafer bonded to a GaP host substrate (see FIG. 3).
- the DBR/ Al x Ga y In z N active region structure was wafer bonded to a GaP host substrate via an intermediate CaF 2 layer (FIG. 3, where the intermediate layer is not shown).
- the D-DBR was deposited on a host substrate (GaP) and direct wafer bonded to a Al x Ga y In z N active region (FIG. 4).
- the bonded area was much smaller than case 2 since no intermediate layer was used.
- FIG. 5 shows scanning electron microscope (SEM) cross sectional images of the bonded interface for a case 1 structure. The interface is smooth and there are no voids visible at this magnification.
- the DBR/Al x Ga y In z N active region structure was bonded to a host substrate via a metallic intermediate layer consisting of a CrAuNiCu alloy.
- FIG. 6 shows a SEM cross section of case 4, the sapphire substrate as been removed and a second D-DBR deposited on the side of the Al x Ga y In z N active region opposite the first D-DBR.
- DDBR stacks were SiO 2 /HfO 2
- the sapphire substrate was removed using the laser melting technique.
- FIG. 7 shows the optical emission spectrum from 400-500 nm from the device in described in FIG. 6. The modal peaks are characteristic of a vertical cavity structure.
Abstract
Description
- [0001] This invention was made with government support under Agreement Number MDA972-96-3-0014 awarded by the Defense Advanced Research Projects Agency (DARPA). The Federal Government has certain rights to this invention.
- The invention is directed towards the field of light emission particularly towards providing high quality reflective surfaces to both sides of an AlxGayInzN device,
- A vertical cavity optoelectronic structure consists of an active region that is formed by light emitting layer interposing confining layers that may be doped, un-doped, or contain a p-n junction. The structure also contains at least one reflective mirror that forms a Fabry-Perot cavity in the direction normal to the light emitting layers. Fabricating a vertical cavity optoelectronic structure in the GaN/AlxGayInzN/AlxGa1−xN (where x+y+z=1 in AlxGayInzN and where x≦1 in AlxGa1−xN) material systems poses challenges that set it apart from other III-V material systems. It is difficult to grow AlxGayInzN structures with high optical quality. Current spreading is a major concern for AlxGayInzN devices. Lateral current spreading in the p-type material is ˜30 times less than that in the n-type material. Furthermore, the low thermal conductivity of many of the substrates adds complexity to the device design, since the devices should be mounted junction down for optimal heat sinking.
- One vertical cavity optoelectronic structure, e.g. a vertical cavity surface emitting laser (VCSEL), requires high quality mirrors, e.g. 99.5% reflectivity. One method to achieve high quality mirrors is through semiconductor growth techniques. To reach the high reflectivity required of distributed Bragg reflectors (DBRs) suitable for VCSELs (>99%), there are serious material issues for the growth of semiconductor AlxGayInzN DBRs, including cracking and electrical conductivity. These mirrors require many periods/layers of alternating indium aluminum gallium nitride compositions (AlxGayInzN/ Alx′Gay′Inz′N). Dielectric DBRs (D-DBR), in contrast to semiconductor DBRs, are relatively straightforward to make with reflectivities in excess of 99% in the spectral range spanned by the AlxGayInzN system. These mirrors are typically deposited by evaporation or sputter techniques, but MBE (molecular beam epitaxial) and MOCVD (metal-organic chemical vapor deposition) can also be employed. However, only one side of the active region can be accessed for D-DBR deposition unless the growth substrate is removed. Producing an AlxGayInzN vertical cavity optoelectronic structure would be significantly easier if it was possible to bond and/or deposit D-DBRs on both sides of a AlxGayInzN active region.
- Wafer bonding can be divided into two basic categories: direct wafer bonding, and metallic wafer bonding. In direct wafer bonding, the two wafers are fuised together via mass transport at the bonding interface. Direct wafer bonding can be performed between any combination of semiconductor, oxide, and dielectric materials. It is usually done at high temperature (>400° C.) and under uniaxial pressure. One suitable direct wafer bonding technique is described by Kish, et al., in U.S. Pat. No. 5,502,316. In metallic wafer bonding, a metallic layer is deposited between the two bonding substrates to cause them to adhere. One example of metallic bonding, disclosed by Yablonovitch, et al. in Applied Physics Letters, vol. 56, pp. 2419-2421, 1990, is flip-chip bonding, a technique used in the micro- and optoelectronics industry to attach a device upside down onto a substrate. Since flip-chip bonding is used to improve the heat sinking of a device, removal of the substrate depends upon the device structure and conventionally the only requirements of the metallic bonding layer are that it be electrically conductive and mechanically robust.
- In “Low threshold, wafer fused long wavelength vertical cavity lasers”, Applied Physics Letters, Vol. 64, No. 12, 1994, pp 1463-1465, Dudley, et al. taught direct wafer bonding of AlAs/GaAs semiconductor DBRs to one side of a vertical cavity structure while in “Room-Temperature Continuous-Wave Operation of 1.54-μm Vertical-Cavity Lasers,” IEEE Photonics Technology Letters, Vol. 7, No. 11, November 1995, Babic, et al. taught direct wafer bonded semiconductor DBRs to both sides of an InGaAsP VCSEL to use the large refractive index variations between AlAs/GaAs. As will be described, wafer bonding D-DBRs to AlxGayInzN is significantly more complicated than semiconductor to semiconductor wafer bonding, and was not known previously in the art.
- In “Dielectrically-Bonded Long Wavelength Vertical Cavity Laser on GaAs Substrates Using Strain-Compensated Multiple Quantum Wells,” IEEE Photonics Technology Letters, Vol. 5, No. 12, December 1994, Chua et al. disclosed AlAs/GaAs semiconductor DBRs attached to an InGaAsP laser by means of a spin-on glass layer. Spin-on glass is not a suitable material for bonding in a VCSEL between the active layers and the DBR because it is difficult to control the precise thickness of spin on glass, and hence the critical layer control needed for a VCSEL cavity is lost. Furthermore, the properties of the glass may be inhomogeneous, causing scattering and other losses in the cavity.
- Optical mirror growth of AlxGa1−xN/GaN pairs of semiconductor DBR mirrors with reflectivities adequate for VCSELs, e.g. >99%, is difficult. Referring to FIG. 1, theoretical calculations of reflectivity suggest that to achieve the required high reflectivity, a high index contrast is required that can only be provided by increasing the Al composition of the low-index AlxGa1−xN layer and/or by including more layer periods (material properties taken from Ambacher et al., MRS Internet Journal of Nitride Semiconductor Research, 2(22) 1997). Either of these approaches introduces serious challenges. If current will be conducted through the DBR layers, it is important that the DBRs be conductive. To be sufficiently conductive, the AlxGa1−xN layer must be adequately doped. Electrical conductivity is insufficient unless the Al composition is reduced to below approximately 50% for Si (n-type) doping and to below approximately 20% for Mg (p-type) doping. However, as shown in FIG. 1, the number of layer periods needed to achieve sufficient reflectivity using lower Al composition layers requires a large total thickness of AlxGa1−xN material, increasing the risk of epitaxial layer cracking (due to the relatively large lattice mismatch between AlN and GaN) and reducing compositional control. Indeed, the AlxGa1−xN/GaN stack of FIG. 1 is already ˜2.5 μm thick and is far from sufficiently reflective for a VCSEL. Thus, a high reflectivity DBR based on this layer pair requires a total thickness significantly greater than 2.5 μm and would be difficult to grow reliably given the mismatch between AlN and GaN growth conditions and material properties. Even though the cracking is not as great of an issue if the layers are un-doped, compositional control and the AlN/GaN growth temperatures still pose great challenges to growing high reflectivity DBRs. Hence, even in applications where the DBRs do not have to conduct current, semiconductor mirror stacks with reflectivities >99% in the AlxGayInzN material system have not been demonstrated. For this reason, dielectric-based DBR mirrors are preferred.
- At least one mirror stack, e.g. a dielectric distributed Bragg reflector (D-DBR) or composite D-DBR/semiconductor DBR interposes a AlxGayInzN active region and a host substrate. A wafer bond interface is positioned somewhere between the host substrate and the active region. An optional intermediate bonding layer is adjacent the wafer bond interface to accoimnodate strain and thermal coefficient mismatch at the wafer bond interface. An optional mirror stack is positioned adjacent the AlxGayInzN active region. Either the host substrate or intermediate bonding layer is selected for compliancy.
- One embodiment of the aforementioned invention consists of a device having the wafer bond interface positioned adjacent the AlxGayInzN active region, the AlxGayInzN active region is fabricated on a sacrificial substrate, e.g. Al2O3. The mirror stack attached to a host substrate is direct wafer bonded to the AlxGayInzN active region. Next, the sacrificial substrate is removed. The optional mirror stack is attached to the top of the AlxGayInzN active region. Techniques for attaching include bonding, depositing, and growing. Electrical contacts are added to the n-type and p-type layers.
- For an alternate embodiment having the wafer bond interface positioned adjacent the host substrate, the mirror stack is attached on top of the AlxGayInzN active region. If direct wafer bonding is employed, a host substrate, selected to have the proper mechanical properties, is wafer bonded to the mirror stack. Alternatively, metallic bonding may be used to bond the host substrate to the mirror stack. The sacrificial substrate is removed. An optional mirror stack is attached on top of the AlxGayInzN active region. Electrical contacts are added to the n-type and p-type layers. Selection of the host substrate in cases of direct wafer bonding to obtain the desired properties is a critical teaching. Additional embodiments include positioning the wafer bond interface within the DBR.
- FIG. 1 illustrates the theoretical reflectivity vs. wavelength for AlN/GaN and Al0.30Ga0.70N/GaN DBRs.
- FIGS.2A-BB illustrates preferred embodiments of the present invention.
- FIGS.3A-F pictorially depict the flow chart corresponding to the present invention.
- FIGS.4A-F pictorially depict an alternate flow chart corresponding to the present invention.
- FIG. 5 shows a scanning electron microscope (SEM) cross sectional images of the direct wafer bonded interface between a D-DBR deposited on a GaN/Al2O3 structure and a GaP host substrate.
- FIG. 6 shows a SEM cross section of an active region with a deposited D-DBR which was metallic bonded to a host substrate. The substrate has been removed and a second D-DBR deposited on the side of the AlxGayInzN active region opposite the first D-DBR.
- FIG. 7 shows the optical emission spectrum from 400-500 nm from the device in described in FIG. 6. The modal peaks describe a vertical cavity structure.
- Dielectric distributed Bragg reflectors (D-DBR) consist of stacked pairs of low loss dielectrics where one of the pair materials has a low index of refraction and one has a high index of refraction. Some possible dielectric DBR mirrors are based on paired layers of silicon dioxide (SiO2) with titanium oxide (TiO2), zirconium oxide (ZrO2), tantalum oxide (Ta2O5), or hafnium oxide (HfO2) can achieve the high reflectivities required for a blue vertical cavity surface emitting laser (VCSEL) e.g. >99.5%, or resonant cavity light emitting device (RCLED), e.g. ˜60% or higher. The SiO2/HfO2 stacked pairs are of special interest since they can be used to produce mirror stacks with reflectivities in excess of 99% in the wavelength range of 350-500 nm. D-DBRs made with alternating layers of SiO2 and HfO2 have been shown to be mechanically stable up to 1050° C., lending flexibility to subsequent processing.
- A preferred embodiment is shown in FIG. 2. In FIG. 2, a
first mirror stack 14 e.g. a DBR of high reflectivity, is attached to a suitable substrate. Themirror stack 14 can consist of one or more of the following materials: dielectric, semiconductor and metal. Thefirst mirror stack 14 is wafer-bonded to a top p-layer 18 b in an AlxGayInzNactive region 18 grown on a sacrificial substrate. The AlxGayInzN vertical cavityoptoelectronic structure 18 has been designed for high gain at the desired wavelength. The wafer bondedinterface 16 must be of excellent optical quality with very low scattering. The wafer bondedinterface 16 may include an optional intermediate bonding layer (not shown). An optionalsecond mirror stack 20, e.g. a D-DBR (shown in FIG. 2), is attached to the AlxGayInzN vertical cavityoptoelectronic structure 18 on a side opposing thefirst mirror stack 14. The optionalsecond mirror stack 20 and n- and p-type active region 18 may be patterned and etched to provide areas for ohmic contacts. For a VCSEL, the mirror must have very high reflectivity >99%. For an RCLED, the reflectivity requirement of the mirror(s) is relaxed (>60%). - An alternate approach is for the
mirror stack 14 to be attached to the AlxGayInzN active region. Thewafer bond interface 16 is then between themirror stack 14 and thehost substrate 12. This structure may also have an optionalsecond mirror stack 20. Yet another approach, to be used in conjunction with either of the first two, is to have a direct wafer bond in the middle of one or both of the mirror stacks. Several possible locations of a wafer bondedinterface 16 are shown in FIG. 2. - Current constriction may be achieved in either the n-type or p-type active region material by inserting an AlxGayInzN layer that may be etched and/or oxidized to improve current and optical confinement and thus reduce lasing threshold or improve device efficiency. Incorporation of such a layer is important when a D-DBR and/or un-doped semiconductor DBR is used since no current is conducted through them. The cavity may be a single or multiple-wavelength cavity depending on the required thickness of the contacting layers to obtain a suitably low forward voltage. Many variations on the structures described above are possible. A similar structure can also be produced with the p- and n-type materials switched.
- FIGS.3A-F pictorially depict a flow chart corresponding to an embodiment of the present invention. In FIG. 3A, a AlxGayInzN active region is fabricated on a sacrificial substrate, e.g. Al2O3. In FIG. 3B, a first mirror stack is attached to a host substrate. Techniques for attaching include bonding, depositing, and growing. In FIG. 3C, the first mirror stack is attached via wafer bonding to the AlxGayInzN active region. For a VCSEL, direct wafer bonding should be used since it is critical to have low optical losses. In FIG. 3D, the sacrificial substrate is removed. In FIG. 3E, the optional second mirror stack is attached to the top of the AlxGayInzN active region. In FIG. 3F, electrical contacts are added to the optional second mirror stack or AlxGayInzN active region. Patterning to define the device area and to expose the contact layers can also be performed in the process flow.
- FIGS.4A-F pictorially depict an alternate process flowchart. In FIG. 4A, a AlxGayInzN active region is grown over on a sacrificial substrate. In FIG. 4B, the first mirror stack is attached to the AlxGayInzN active region. In FIG. 4C, a host substrate is attached via direct wafer bonding or metallic bonding to the first mirror stack. Since the wafer bond is outside of the optical cavity, losses due to the wafer bond are less critical. In FIG. 4D, the sacrificial substrate is removed. In FIG. 4E, the optional second mirror stack is attached to the AlxGayInzN active region. In FIG. 4F, electrical contacts are added to the optional second mirror stack or AlxGayInzN active region. Patterning to define the device area and to expose the contact layers can also be performed in the process flow.
- The choice of host substrate for direct wafer bonding is critical and is effected by several properties: mass transport, compliancy, and stress/strain relief. The host substrate can be selected from a group that includes gallium phosphide (GaP), gallium arsenide (GaAs), indium phosphide (InP), or silicon (Si). For Si, the preferred thickness of the substrate is between 1000Å and 50 μm.
- Mass transport plays an important role in direct wafer bonding. In standard III-V to III-V direct wafer bonding, or III-V to dielectric bonding, at least one surface exhibits significant mass transport at temperatures sufficiently low to preserve the quality of the layers. In contrast, AlxGayInzN and most dielectric materials do not exhibit significant mass transport at temperatures consistent with maintaining integrity of the high-In containing AlxGayInzN active layers (<1000° C.). Lack of mass transport in one or both of the bonding materials impedes wafer adhesion. A model for this is that when both materials exhibit significant mass transport at the bonding temperature, the bonds of both materials can rearrange into the strongest bond across the interface. When only one material exhibits significant mass transport, the bonds of only this one material can align with the surface bonds of the other material. It is difficult in this situation to form a wafer bond of high mechanical strength.
- Compliancy is the ability of the material to change shape on an atomic or macroscopic scale to accommodate strains and stresses. For the purposes of this invention, compliancy is defined to be accomplished by materials that have a melting point less than the bonding temperature, or when materials have a ductile/brittle transition below the bonding temperature, or when the substrates are thinner than ˜50 μm.
- Standard III-V wafer bonding for substrates of GaP, GaAs, and InP is generally performed at temperatures of 400-1000° C. where both substrates are compliant. Compliancy of at least one of the bonding materials is essential to wafer bonding since the materials have inherent surface roughness and/or lack of planarity on either and microscopic or macroscopic scale. At a temperature of 1000° C. a AlxGayInzN structure amealed in an N2 ambient for 20 minutes results in a reduction of PL intensity of approximately 20%. Thus it is desirable to keep the bonding temperature below 1000° C. GaN-based materials grown on Al2O3 substrates are not compliant at bonding temperatures below 1000° C. Dielectric materials that are used to make high reflectivity D-DBRs for wide band-gap semiconductors are typically not compliant below 1000° C. Hence, it is important that the bonding/support substrate and/or intermediate bonding be compliant at those temperatures.
- Melting point is one property that determines the compliancy of materials. For example, for the following materials, GaAs (Tm=1510K), GaP (Tm=1750K), and InP (Tm=1330K), it can be seen that the relative order of compliancy is InP, GaAs, GaP, with InP being the most compliant. Materials generally undergo a ductile/brittle transition below the melting point. The compliancy of these materials at high temperatures has to be balanced with desorption of one of the elements. Even though InP is compliant at 1000° C., the material would be severely decomposed at that temperature because of the desorption of phosphorus. Bonding with such materials should be limited to temperatures less than approximately two times the desorption temperature at the ambient pressure during bonding. Thus, the selection of materials must be compatible both with the required compliancy and the bonding temperature.
- Very thin substrates can also be compliant. Thin silicon, e.g. <50 μm, is compliant because, even at a high radius of curvature, the stresses are small if the substrate is thin. This technique works well for materials having a high fracture hardness, e.g. silicon (11270 N/mm2) or AlxGayInzN. However, materials that have a low fracture hardness, e.g. GaAs (2500 N/mm2) can easily fracture upon handling. For silicon having a thickness >50 μm, even a small radius of curvature causes high stresses in the material, causing the material to fracture. The same applies to other materials that are potential substrate candidates.
- Stress and strain relief is exacerbated by the high mismatch strain in GaN grown on Al2O3 as well as the coefficient of thermal expansion (CTE) mismatch between AlxGayInzN and most other suitable support substrate materials. In contrast to other semiconductor materials that are wafer bonded, the CTE mismatch between AlxGayInzN and other semiconductor materials is greater; the stresses are compounded by the different CTE mismatch along the a and c planes of the wurzite material. The stresses in GaN (CTE=5.59, a-plane/3.17×10−6, c-plane/° C.) wafer bonded to a different substrate (GaAs CTE=5.8, GaP CTE=6.8, InP=4.5×10−6/C) necessitates local stress relief since the CTE mismatch of the host substrate should closely match those of both GaN planes. This stress can be accommodated in a compliant material, in an intermediate bonding layer that is soft or a liquid at the bonding interface at the bonding temperature, or by providing local strain relief, e.g. patterning at least one of the bonded interfaces. The intermediate bonding layer is selected from a group that includes dielectrics and alloys containing halides (e.g. CaF2), ZnO, indium (In), tin (Sn), chrome (Cr), gold (Au), nickel (Ni), copper (Cu), and II-VI materials.
- Current spreading is another major concern for GaN-based devices. Lateral current spreading in the p-type material is ˜30× less than that in the n-type material. While fabricating high reflectivity mirrors on both sides of the active layer is necessary for a good cavity, the problem of lateral p-layer current spreading is exacerbated because of the insulating nature of the D-DBRs. One way to improve the current spreading in the p-layer is to make a composite DBR of conductive transparent semiconductor and dielectric stacks. The semiconductor part of the stack improves current spreading by adding thickness to the p-layers while the dielectric stack improves the low semiconductor reflectivity to bring the total mirror reflectivity above 99%. This same procedure could be applied to the n-type mirror, though it is less crucial because of the higher conductivity of the n-type layers.
- The addition of current constriction layers would further improve current spreading by directing the current only into the cavity, and may be necessary for a VCSEL. This can be applied to the vertical cavity optoelectronic structure with or without a composite semiconductor/dielectric DBR, and may be incorporated into the semiconductor part of a composite mirror. Although the current constriction layers may be included in both the p- and n-layers of the confining layers, it is most effective in the p-confining layers because of the lower conductivity.
- The support substrate is necessary if a D-DBR is to be attached to both sides of the active region, since the original host substrate must be removed. There are several methods for removing the sapphire substrate, which is typically employed as a growth substrate. The methods outlined below are only a subset of the techniques that could be used to remove the growth substrate, which can also be a material other than sapphire.
- In laser melting, a technique as disclosed by Wong, et al, and Kelley, et al., having a laser with a wavelength for which the sapphire substrate is transparent but the semiconductor layer adjacent the substrate is not, illuminates the back (sapphire side) of the structure. The laser energy cannot penetrate the adjacent semiconductor layer. If the laser energy is sufficient, the semiconductor layer adjacent the sapphire substrate heats to the point that it decomposes. For the case where GaN is the layer adjacent the sapphire substrate, the layer at the interface decomposes into Ga and N, leaving Ga behind at the interface. The Ga metal is then melted and the sapphire substrate is removed from the rest of the layer structure. The decomposition of the layer adjacent the sapphire substrate depends on laser energy, wavelength, material decomposition temperature, and the absorption of the material. The sapphire substrate may be removed by this technique to allow a D-DBR to be attached to the other side of the active region. However, it is critical that the VCSEL interfaces be minimally lossy (<0.5%) and very smooth to maximize cavity resonance characteristics. This laser melting technique has many design variables that may make the laser interface lack the flatness necessary for a VCSEL. Additionally, VCSELs have very tight thickness constraints. There are several ways that laser melting can be used to alleviate both of these problems.
- The layer adjacent the sacrificial growth substrate is defined to be a sacrificial layer if the thickness of the layer is such that it will be completely decomposed by the laser. Published results in the literature (Wong, et al.) indicate that a layer thickness that will be completely decomposed is approximately sooA, but this value will be dependent on the laser energy, the laser wavelength, and material decomposition temperature and the absorption of the layer adjacent the substrate. The layer adjacent the sacrificial layer (opposite the substrate), the stopper layer, is chosen to have a higher decomposition temperature or lower absorption at the laser wavelength than sacrificial layer. The stopper layer, because it has a higher decomposition temperature or low absorption, will not be significantly affected by the laser energy. In this structure, the sacrificial layer is decomposed by the laser, leaving an abrupt interface at the stopper layer which has a higher decomposition temperature or lower absorption. That stopper layer can also then be subsequently etched, oxidized and etched, or decomposed using a laser with different energy and wavelength.
- The preferred layer combinations are GaN/AlxGa1−xN, InGaN/ AlxGa1−xN, and InGaN/GaN. In the case of GaN/ AlxGa1−xN combination, the GaN sacrificial layer will decompose with the laser but the AlxGa1−xN stopper layer will be unaffected. The AlxGa1−xN can then be etched away using selective wet chemical etching to stop on a smooth AlxGayInzN interface. Alternatively, if the GaN layer described above is not completely decomposed, the remaining GaN can be etched away. Since a thick buffer layer is needed at the beginning of GaN growth and the VCSEL layer interfaces need to be of controlled thickness and very smooth, this technique can be especially valuable.
- The thickness of a particular layer or cavity can be tailored by using one or more sacrificial layers and stopper layers. By laser melting and selective wet chemical etching, layer pairs can be decomposed and etched in sequence until the desire thickness is reached. A preferred layer combination is GaN/ AlxGa1−xN where the GaN is the sacrificial layer and the AlxGa1−xN stopper layer can be selectively wet chemical etched.
- There are other alternative methods of removing the growth substrate. One method is to use AlN which can be selectively etched using wet chemical etching. AlN may be used as a sacrificial layer where the AlxGayInzN layers can be removed from the host substrate by using AlN selective etching to undercut the structure. Alternatively, the AlN layers can be oxidized using a wet oxidation process at elevated temperatures. The AlN-oxide can then be etched away using an etchant, e.g. HF. In another approach, the substrate may be exfoliated, e.g. implanted with a light ion into the material. This creates defects at a certain depth. When the substrate is heated, the material selectively cleaves through the dislocations and the substrate is separated from the active layers. Undercutting a ZnO or other dielectric buffer layer via chemical etchants can also be used to remove the substrate from the AlxGayInzN layers. This technique can be applied to 2-D or 3-D growth techniques (e.g. SiO2 or other dielectric used in ELOG) where the AlxGayInzN layer is continuous across the substrate or in patterned areas only.
- Dielectric DBRs have been deposited on AlxGayInzN active regions grown on sapphire substrates. The DBR/ AlxGayInzN active region structure was then wafer bonded to a host substrate. In case 1, the DBR/ AlxGayInzN active region structure was direct wafer bonded to a GaP host substrate (see FIG. 3). In case 2, the DBR/ AlxGayInzN active region structure was wafer bonded to a GaP host substrate via an intermediate CaF2 layer (FIG. 3, where the intermediate layer is not shown). In case 3, the D-DBR was deposited on a host substrate (GaP) and direct wafer bonded to a AlxGayInzN active region (FIG. 4). For cases 1 and 3, the bonded area was much smaller than case 2 since no intermediate layer was used. FIG. 5 shows scanning electron microscope (SEM) cross sectional images of the bonded interface for a case 1 structure. The interface is smooth and there are no voids visible at this magnification. In case 4, the DBR/AlxGayInzN active region structure was bonded to a host substrate via a metallic intermediate layer consisting of a CrAuNiCu alloy. FIG. 6 shows a SEM cross section of case 4, the sapphire substrate as been removed and a second D-DBR deposited on the side of the AlxGayInzN active region opposite the first D-DBR. For all the devices, DDBR stacks were SiO2/HfO2, and the sapphire substrate was removed using the laser melting technique. FIG. 7 shows the optical emission spectrum from 400-500 nm from the device in described in FIG. 6. The modal peaks are characteristic of a vertical cavity structure.
Claims (23)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/923,711 US6420199B1 (en) | 1999-02-05 | 2001-08-06 | Methods for fabricating light emitting devices having aluminum gallium indium nitride structures and mirror stacks |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/245,435 US6320206B1 (en) | 1999-02-05 | 1999-02-05 | Light emitting devices having wafer bonded aluminum gallium indium nitride structures and mirror stacks |
US09/923,711 US6420199B1 (en) | 1999-02-05 | 2001-08-06 | Methods for fabricating light emitting devices having aluminum gallium indium nitride structures and mirror stacks |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/245,435 Division US6320206B1 (en) | 1999-02-05 | 1999-02-05 | Light emitting devices having wafer bonded aluminum gallium indium nitride structures and mirror stacks |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020030198A1 true US20020030198A1 (en) | 2002-03-14 |
US6420199B1 US6420199B1 (en) | 2002-07-16 |
Family
ID=22926642
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/245,435 Expired - Lifetime US6320206B1 (en) | 1999-02-05 | 1999-02-05 | Light emitting devices having wafer bonded aluminum gallium indium nitride structures and mirror stacks |
US09/923,711 Expired - Lifetime US6420199B1 (en) | 1999-02-05 | 2001-08-06 | Methods for fabricating light emitting devices having aluminum gallium indium nitride structures and mirror stacks |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/245,435 Expired - Lifetime US6320206B1 (en) | 1999-02-05 | 1999-02-05 | Light emitting devices having wafer bonded aluminum gallium indium nitride structures and mirror stacks |
Country Status (7)
Country | Link |
---|---|
US (2) | US6320206B1 (en) |
JP (1) | JP4834210B2 (en) |
KR (1) | KR100641925B1 (en) |
CN (1) | CN1267109A (en) |
DE (1) | DE19953588C2 (en) |
GB (1) | GB2346480A (en) |
TW (1) | TW447183B (en) |
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040096996A1 (en) * | 2002-11-19 | 2004-05-20 | Julian Cheng | Low voltage multi-junction vertical cavity surface emitting laser |
WO2004047242A1 (en) * | 2002-11-19 | 2004-06-03 | Julian Cheng | Low voltage multi-junction vertical cavity surface emitting laser |
US20050003649A1 (en) * | 2003-06-09 | 2005-01-06 | Sanyo Electric Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20050100069A1 (en) * | 2003-11-10 | 2005-05-12 | Shangjr Gwo | Structures for light emitting devices with integrated multilayer mirrors |
US20050205884A1 (en) * | 2004-03-19 | 2005-09-22 | Lumileds Lighting U.S., Llc | Semiconductor light emitting devices including in-plane light emitting layers |
US20060054919A1 (en) * | 2004-08-27 | 2006-03-16 | Kyocera Corporation | Light-emitting element, method for manufacturing the same and lighting equipment using the same |
US20060081858A1 (en) * | 2004-10-14 | 2006-04-20 | Chung-Hsiang Lin | Light emitting device with omnidirectional reflectors |
US20070057270A1 (en) * | 2005-09-09 | 2007-03-15 | Bour David P | GaN laser with refractory metal ELOG masks for intracavity contact |
US20080003777A1 (en) * | 2006-06-30 | 2008-01-03 | Slater David B | Nickel Tin Bonding System for Semiconductor Wafers and Devices |
US20080029773A1 (en) * | 2006-08-06 | 2008-02-07 | Jorgenson Robbie J | III-nitride light-emitting devices with one or more resonance reflectors and reflective engineered growth templates for such devices, and methods |
US20080210971A1 (en) * | 2006-06-30 | 2008-09-04 | Matthew Donofrio | Nickel tin bonding system with barrier layer for semiconductor wafers and devices |
US20090104423A1 (en) * | 2005-07-01 | 2009-04-23 | Freiberger Compound Materials Gmbh | Device and process for heating iii-v wafers, and annealed iii-v semiconductor single crystal wafer |
US20100026779A1 (en) * | 2006-10-27 | 2010-02-04 | Canon Kabushiki Kaisha | Semiconductor member, semiconductor article manufacturing method, and led array using the manufacturing method |
US20100098127A1 (en) * | 2008-10-22 | 2010-04-22 | Nichia Corporation | Method of manufacturing nitride semiconductor light emitting element and nitride semiconductor light emitting element |
US20110051771A1 (en) * | 2008-02-29 | 2011-03-03 | Osram Opto Semiconductors Gmbh | Optoelectronic Component and Method for Producing an Optoelectronic Component |
US20110134954A1 (en) * | 2009-12-07 | 2011-06-09 | Letertre Fabrice M | SEMICONDUCTOR DEVICE HAVING AN InGaN LAYER |
WO2011116917A1 (en) * | 2010-03-23 | 2011-09-29 | Eth Zurich | Surface emitting semiconductor laser and method of manufacture thereof |
WO2014036407A1 (en) * | 2012-08-30 | 2014-03-06 | Enquist Paul M | Heterogeneous annealing method and device |
US8735197B2 (en) * | 2008-08-01 | 2014-05-27 | Epistar Corporation | Wafer-scaled light-emitting structure |
US9052535B1 (en) * | 2012-12-14 | 2015-06-09 | Sandia Corporation | Electro-refractive photonic device |
DE102015108876B3 (en) * | 2015-06-04 | 2016-03-03 | Otto-Von-Guericke-Universität Magdeburg, Ttz Patentwesen | Group III nitride light-emitting device |
US20170117909A1 (en) * | 2015-10-27 | 2017-04-27 | Seiko Epson Corporation | Atomic oscillator |
WO2017205707A1 (en) * | 2016-05-27 | 2017-11-30 | The Government Of The United States Of America, As Represented By The Secretary Of The Navy | Resonant-cavity infrared photodetectors with fully-depleted absorbers |
US10297699B2 (en) | 2016-05-27 | 2019-05-21 | The United States Of America, As Represented By The Secretary Of The Navy | In-plane resonant-cavity infrared photodetectors with fully-depleted absorbers |
US20200080231A1 (en) * | 2018-09-11 | 2020-03-12 | Crystalline Mirror Solutions Gmbh | Substrate-transferred stacked optical coatings |
US10644114B1 (en) * | 2015-11-18 | 2020-05-05 | The Government Of The United States Of America, As Represented By The Secretary Of The Navy | Reticulated shallow etch mesa isolation |
US11664357B2 (en) | 2018-07-03 | 2023-05-30 | Adeia Semiconductor Bonding Technologies Inc. | Techniques for joining dissimilar materials in microelectronics |
US11848406B2 (en) | 2017-09-26 | 2023-12-19 | Osram Oled Gmbh | Radiation-emitting semiconductor component and method for producing radiation-emitting semiconductor component |
Families Citing this family (171)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9807692D0 (en) * | 1998-04-14 | 1998-06-10 | Univ Strathclyde | Optival devices |
US20010042866A1 (en) * | 1999-02-05 | 2001-11-22 | Carrie Carter Coman | Inxalygazn optical emitters fabricated via substrate removal |
JP2000323797A (en) * | 1999-05-10 | 2000-11-24 | Pioneer Electronic Corp | Nitride semiconductor laser and its manufacture |
CN1292494C (en) * | 2000-04-26 | 2006-12-27 | 奥斯兰姆奥普托半导体有限责任公司 | Radiation-emitting semiconductor element and method for producing same |
EP1277241B1 (en) * | 2000-04-26 | 2017-12-13 | OSRAM Opto Semiconductors GmbH | Gan-based light-emitting-diode chip |
DE10051465A1 (en) * | 2000-10-17 | 2002-05-02 | Osram Opto Semiconductors Gmbh | Method for producing a GaN-based semiconductor component |
TWI292227B (en) * | 2000-05-26 | 2008-01-01 | Osram Opto Semiconductors Gmbh | Light-emitting-dioed-chip with a light-emitting-epitaxy-layer-series based on gan |
US6643304B1 (en) * | 2000-07-26 | 2003-11-04 | Axt, Inc. | Transparent substrate light emitting diode |
US6625367B2 (en) * | 2000-08-21 | 2003-09-23 | Triquint Technology Holding Co. | Optoelectronic device having a P-contact and an N-contact located over a same side of a substrate and a method of manufacture therefor |
US6628685B1 (en) * | 2000-08-21 | 2003-09-30 | Chan-Long Shieh | Method of fabricating long-wavelength VCSEL and apparatus |
KR100754156B1 (en) * | 2000-08-23 | 2007-09-03 | 삼성전자주식회사 | Multiple wavelength vertical-cavity surface emitting laser and method for manufacturing thereof |
US6562648B1 (en) * | 2000-08-23 | 2003-05-13 | Xerox Corporation | Structure and method for separation and transfer of semiconductor thin films onto dissimilar substrate materials |
US6998281B2 (en) * | 2000-10-12 | 2006-02-14 | General Electric Company | Solid state lighting device with reduced form factor including LED with directional emission and package with microoptics |
US6525335B1 (en) * | 2000-11-06 | 2003-02-25 | Lumileds Lighting, U.S., Llc | Light emitting semiconductor devices including wafer bonded heterostructures |
JP3729065B2 (en) * | 2000-12-05 | 2005-12-21 | 日立電線株式会社 | Nitride semiconductor epitaxial wafer manufacturing method and nitride semiconductor epitaxial wafer |
FR2818263B1 (en) * | 2000-12-14 | 2004-02-20 | Commissariat Energie Atomique | SUBSTRATE FOR INSULATING MATERIAL |
US6791119B2 (en) | 2001-02-01 | 2004-09-14 | Cree, Inc. | Light emitting diodes including modifications for light extraction |
US6794684B2 (en) | 2001-02-01 | 2004-09-21 | Cree, Inc. | Reflective ohmic contacts for silicon carbide including a layer consisting essentially of nickel, methods of fabricating same, and light emitting devices including the same |
JP4853677B2 (en) * | 2001-03-09 | 2012-01-11 | セイコーエプソン株式会社 | Light emitting device, display device, and electronic device |
JP4131114B2 (en) * | 2001-03-09 | 2008-08-13 | セイコーエプソン株式会社 | Light emitting device, display device, and electronic device |
US7211833B2 (en) | 2001-07-23 | 2007-05-01 | Cree, Inc. | Light emitting diodes including barrier layers/sublayers |
US6740906B2 (en) | 2001-07-23 | 2004-05-25 | Cree, Inc. | Light emitting diodes including modifications for submount bonding |
TW523939B (en) * | 2001-11-07 | 2003-03-11 | Nat Univ Chung Hsing | High-efficient light emitting diode and its manufacturing method |
US6656761B2 (en) * | 2001-11-21 | 2003-12-02 | Motorola, Inc. | Method for forming a semiconductor device for detecting light |
US6455340B1 (en) * | 2001-12-21 | 2002-09-24 | Xerox Corporation | Method of fabricating GaN semiconductor structures using laser-assisted epitaxial liftoff |
US6635503B2 (en) | 2002-01-28 | 2003-10-21 | Cree, Inc. | Cluster packaging of light emitting diodes |
TWI226139B (en) | 2002-01-31 | 2005-01-01 | Osram Opto Semiconductors Gmbh | Method to manufacture a semiconductor-component |
US6658041B2 (en) | 2002-03-20 | 2003-12-02 | Agilent Technologies, Inc. | Wafer bonded vertical cavity surface emitting laser systems |
US8294172B2 (en) | 2002-04-09 | 2012-10-23 | Lg Electronics Inc. | Method of fabricating vertical devices using a metal support film |
US20030189215A1 (en) | 2002-04-09 | 2003-10-09 | Jong-Lam Lee | Method of fabricating vertical structure leds |
WO2003096387A2 (en) | 2002-05-08 | 2003-11-20 | Phoseon Technology, Inc. | High efficiency solid-state light source and methods of use and manufacture |
US6967981B2 (en) * | 2002-05-30 | 2005-11-22 | Xerox Corporation | Nitride based semiconductor structures with highly reflective mirrors |
JP3846367B2 (en) * | 2002-05-30 | 2006-11-15 | セイコーエプソン株式会社 | Semiconductor element member, semiconductor device, manufacturing method thereof, electro-optical device, and electronic apparatus |
US20040140474A1 (en) * | 2002-06-25 | 2004-07-22 | Matsushita Electric Industrial Co., Ltd. | Semiconductor light-emitting device, method for fabricating the same and method for bonding the same |
US6841802B2 (en) | 2002-06-26 | 2005-01-11 | Oriol, Inc. | Thin film light emitting diode |
US6750071B2 (en) * | 2002-07-06 | 2004-06-15 | Optical Communication Products, Inc. | Method of self-aligning an oxide aperture with an annular intra-cavity contact in a long wavelength VCSEL |
TW567618B (en) * | 2002-07-15 | 2003-12-21 | Epistar Corp | Light emitting diode with adhesive reflection layer and manufacturing method thereof |
US7928455B2 (en) * | 2002-07-15 | 2011-04-19 | Epistar Corporation | Semiconductor light-emitting device and method for forming the same |
DE10253908B4 (en) * | 2002-09-24 | 2010-04-22 | Osram Opto Semiconductors Gmbh | Radiation-emitting semiconductor component |
JP3795007B2 (en) | 2002-11-27 | 2006-07-12 | 松下電器産業株式会社 | Semiconductor light emitting device and manufacturing method thereof |
TW571449B (en) * | 2002-12-23 | 2004-01-11 | Epistar Corp | Light-emitting device having micro-reflective structure |
KR101247727B1 (en) | 2003-01-31 | 2013-03-26 | 오스람 옵토 세미컨덕터스 게엠베하 | Method for producing a semiconductor component |
US20040161006A1 (en) * | 2003-02-18 | 2004-08-19 | Ying-Lan Chang | Method and apparatus for improving wavelength stability for InGaAsN devices |
US7033858B2 (en) * | 2003-03-18 | 2006-04-25 | Crystal Photonics, Incorporated | Method for making Group III nitride devices and devices produced thereby |
US20040259279A1 (en) | 2003-04-15 | 2004-12-23 | Erchak Alexei A. | Light emitting device methods |
US6884645B2 (en) * | 2003-04-18 | 2005-04-26 | Raytheon Company | Method for preparing a device structure having a wafer structure deposited on a composite substrate having a matched coefficient of thermal expansion |
JP2004327581A (en) * | 2003-04-23 | 2004-11-18 | Mitsubishi Electric Corp | Semiconductor laser equipment |
EP1620903B1 (en) * | 2003-04-30 | 2017-08-16 | Cree, Inc. | High-power solid state light emitter package |
US7172909B2 (en) * | 2003-07-04 | 2007-02-06 | Epistar Corporation | Light emitting diode having an adhesive layer and a reflective layer and manufacturing method thereof |
US8999736B2 (en) * | 2003-07-04 | 2015-04-07 | Epistar Corporation | Optoelectronic system |
DE102004036295A1 (en) * | 2003-07-29 | 2005-03-03 | GELcore, LLC (n.d.Ges.d. Staates Delaware), Valley View | Fabrication of flip-chip light emitting diode device by fabricating light emitting diode devices on epitaxial wafer, dicing the epitaxial wafer, flip chip bonding the device die to mount, and reducing thickness of growth substrate |
US7119372B2 (en) * | 2003-10-24 | 2006-10-10 | Gelcore, Llc | Flip-chip light emitting diode |
US7009215B2 (en) * | 2003-10-24 | 2006-03-07 | General Electric Company | Group III-nitride based resonant cavity light emitting devices fabricated on single crystal gallium nitride substrates |
US7524085B2 (en) * | 2003-10-31 | 2009-04-28 | Phoseon Technology, Inc. | Series wiring of highly reliable light sources |
WO2005041632A2 (en) * | 2003-10-31 | 2005-05-12 | Phoseon Technology, Inc. | Collection optics for led array with offset hemispherical or faceted surfaces |
WO2005062905A2 (en) * | 2003-12-24 | 2005-07-14 | Gelcore Llc | Laser lift-off of sapphire from a nitride flip-chip |
EP1569263B1 (en) * | 2004-02-27 | 2011-11-23 | OSRAM Opto Semiconductors GmbH | Method for joining two wafers |
TWI312583B (en) | 2004-03-18 | 2009-07-21 | Phoseon Technology Inc | Micro-reflectors on a substrate for high-density led array |
WO2005089477A2 (en) | 2004-03-18 | 2005-09-29 | Phoseon Technology, Inc. | Direct cooling of leds |
WO2005094390A2 (en) * | 2004-03-30 | 2005-10-13 | Phoseon Technology, Inc. | Led array having array-based led detectors |
US7285801B2 (en) * | 2004-04-02 | 2007-10-23 | Lumination, Llc | LED with series-connected monolithically integrated mesas |
ES2363435T3 (en) * | 2004-04-12 | 2011-08-04 | Phoseon Technology, Inc. | HIGH DENSITY LED MATRIX. |
TWI302756B (en) * | 2004-04-19 | 2008-11-01 | Phoseon Technology Inc | Imaging semiconductor structures using solid state illumination |
US7825006B2 (en) * | 2004-05-06 | 2010-11-02 | Cree, Inc. | Lift-off process for GaN films formed on SiC substrates and devices fabricated using the method |
US7791061B2 (en) | 2004-05-18 | 2010-09-07 | Cree, Inc. | External extraction light emitting diode based upon crystallographic faceted surfaces |
US7332365B2 (en) * | 2004-05-18 | 2008-02-19 | Cree, Inc. | Method for fabricating group-III nitride devices and devices fabricated using method |
US7196835B2 (en) * | 2004-06-01 | 2007-03-27 | The Trustees Of Princeton University | Aperiodic dielectric multilayer stack |
US7344958B2 (en) * | 2004-07-06 | 2008-03-18 | The Regents Of The University Of California | Method for wafer bonding (A1, In, Ga)N and Zn(S, Se) for optoelectronic applications |
US6956246B1 (en) * | 2004-06-03 | 2005-10-18 | Lumileds Lighting U.S., Llc | Resonant cavity III-nitride light emitting devices fabricated by growth substrate removal |
US7148075B2 (en) * | 2004-06-05 | 2006-12-12 | Hui Peng | Vertical semiconductor devices or chips and method of mass production of the same |
US20050274970A1 (en) * | 2004-06-14 | 2005-12-15 | Lumileds Lighting U.S., Llc | Light emitting device with transparent substrate having backside vias |
CN101032034A (en) * | 2004-06-30 | 2007-09-05 | 克里公司 | Chip-scale methods for packaging light emitting devices and chip-scale packaged light emitting devices |
US7534633B2 (en) * | 2004-07-02 | 2009-05-19 | Cree, Inc. | LED with substrate modifications for enhanced light extraction and method of making same |
TWI266435B (en) * | 2004-07-08 | 2006-11-11 | Sharp Kk | Nitride-based compound semiconductor light emitting device and fabricating method thereof |
JP2006073619A (en) * | 2004-08-31 | 2006-03-16 | Sharp Corp | Nitride based compound semiconductor light emitting diode |
JP4371956B2 (en) * | 2004-09-02 | 2009-11-25 | シャープ株式会社 | Nitride-based compound semiconductor light-emitting device and method for manufacturing the same |
US8174037B2 (en) | 2004-09-22 | 2012-05-08 | Cree, Inc. | High efficiency group III nitride LED with lenticular surface |
US7737459B2 (en) * | 2004-09-22 | 2010-06-15 | Cree, Inc. | High output group III nitride light emitting diodes |
US8513686B2 (en) * | 2004-09-22 | 2013-08-20 | Cree, Inc. | High output small area group III nitride LEDs |
US7259402B2 (en) * | 2004-09-22 | 2007-08-21 | Cree, Inc. | High efficiency group III nitride-silicon carbide light emitting diode |
US7256483B2 (en) * | 2004-10-28 | 2007-08-14 | Philips Lumileds Lighting Company, Llc | Package-integrated thin film LED |
DE102004057802B4 (en) * | 2004-11-30 | 2011-03-24 | Osram Opto Semiconductors Gmbh | Radiation-emitting semiconductor component with intermediate layer |
US8288942B2 (en) * | 2004-12-28 | 2012-10-16 | Cree, Inc. | High efficacy white LED |
EP1866954B1 (en) | 2004-12-30 | 2016-04-20 | Phoseon Technology, Inc. | Methods and systems relating to light sources for use in industrial processes |
TWI352437B (en) | 2007-08-27 | 2011-11-11 | Epistar Corp | Optoelectronic semiconductor device |
US7932111B2 (en) * | 2005-02-23 | 2011-04-26 | Cree, Inc. | Substrate removal process for high light extraction LEDs |
US7125734B2 (en) * | 2005-03-09 | 2006-10-24 | Gelcore, Llc | Increased light extraction from a nitride LED |
US8748923B2 (en) * | 2005-03-14 | 2014-06-10 | Philips Lumileds Lighting Company Llc | Wavelength-converted semiconductor light emitting device |
US7341878B2 (en) * | 2005-03-14 | 2008-03-11 | Philips Lumileds Lighting Company, Llc | Wavelength-converted semiconductor light emitting device |
US7804100B2 (en) * | 2005-03-14 | 2010-09-28 | Philips Lumileds Lighting Company, Llc | Polarization-reversed III-nitride light emitting device |
JP4767035B2 (en) * | 2005-04-12 | 2011-09-07 | シャープ株式会社 | Nitride-based semiconductor light-emitting device and manufacturing method thereof |
US8901699B2 (en) | 2005-05-11 | 2014-12-02 | Cree, Inc. | Silicon carbide junction barrier Schottky diodes with suppressed minority carrier injection |
TWI422044B (en) * | 2005-06-30 | 2014-01-01 | Cree Inc | Chip-scale methods for packaging light emitting devices and chip-scale packaged light emitting devices |
US7384808B2 (en) * | 2005-07-12 | 2008-06-10 | Visual Photonics Epitaxy Co., Ltd. | Fabrication method of high-brightness light emitting diode having reflective layer |
US8674375B2 (en) * | 2005-07-21 | 2014-03-18 | Cree, Inc. | Roughened high refractive index layer/LED for high light extraction |
JP2009514209A (en) * | 2005-10-29 | 2009-04-02 | サムスン エレクトロニクス カンパニー リミテッド | Semiconductor device and manufacturing method thereof |
CN100418241C (en) * | 2005-12-10 | 2008-09-10 | 金芃 | Batch manufacturing method for vertical structural semiconductive chip or device |
US7642527B2 (en) * | 2005-12-30 | 2010-01-05 | Phoseon Technology, Inc. | Multi-attribute light effects for use in curing and other applications involving photoreactions and processing |
US8441179B2 (en) | 2006-01-20 | 2013-05-14 | Cree, Inc. | Lighting devices having remote lumiphors that are excited by lumiphor-converted semiconductor excitation sources |
WO2007084640A2 (en) * | 2006-01-20 | 2007-07-26 | Cree Led Lighting Solutions, Inc. | Shifting spectral content in solid state light emitters by spatially separating lumiphor films |
DE102006061167A1 (en) * | 2006-04-25 | 2007-12-20 | Osram Opto Semiconductors Gmbh | Optoelectronic semiconductor component |
CN100377456C (en) * | 2006-05-17 | 2008-03-26 | 中微光电子(潍坊)有限公司 | Epitaxial structure for vertical cavity emitting semiconductor laser diode |
WO2007139894A2 (en) | 2006-05-26 | 2007-12-06 | Cree Led Lighting Solutions, Inc. | Solid state light emitting device and method of making same |
KR20140116536A (en) | 2006-05-31 | 2014-10-02 | 크리, 인코포레이티드 | Lighting device and method of lighting |
US8698184B2 (en) | 2011-01-21 | 2014-04-15 | Cree, Inc. | Light emitting diodes with low junction temperature and solid state backlight components including light emitting diodes with low junction temperature |
US8310143B2 (en) * | 2006-08-23 | 2012-11-13 | Cree, Inc. | Lighting device and lighting method |
JP2008091862A (en) * | 2006-09-08 | 2008-04-17 | Sharp Corp | Nitride semiconductor light emitting device, and manufacturing method of nitride semiconductor light emitting device |
US20100224890A1 (en) * | 2006-09-18 | 2010-09-09 | Cree, Inc. | Light emitting diode chip with electrical insulation element |
JP4172515B2 (en) * | 2006-10-18 | 2008-10-29 | ソニー株式会社 | Method for manufacturing light emitting device |
US7847306B2 (en) * | 2006-10-23 | 2010-12-07 | Hong Kong Applied Science and Technology Research Insitute Company, Ltd. | Light emitting diode device, method of fabrication and use thereof |
US20080101062A1 (en) * | 2006-10-27 | 2008-05-01 | Hong Kong Applied Science and Technology Research Institute Company Limited | Lighting device for projecting a beam of light |
JP2008117824A (en) * | 2006-11-01 | 2008-05-22 | Sharp Corp | Method of manufacturing nitride-based semiconductor element |
CN101622493A (en) * | 2006-12-04 | 2010-01-06 | 科锐Led照明科技公司 | Lighting device and lighting method |
EP2095011A1 (en) | 2006-12-04 | 2009-09-02 | Cree Led Lighting Solutions, Inc. | Lighting assembly and lighting method |
CN101652861B (en) | 2007-01-22 | 2013-01-23 | 科锐公司 | Fault tolerant light emitters, systems incorporating fault tolerant light emitters and methods of fabricating fault tolerant light emitters |
JP2010517274A (en) | 2007-01-22 | 2010-05-20 | クリー レッド ライティング ソリューションズ、インコーポレイテッド | Illumination device using array of light-emitting elements interconnected externally and method of manufacturing the same |
US20090038678A1 (en) * | 2007-07-03 | 2009-02-12 | Microlink Devices, Inc. | Thin film iii-v compound solar cell |
EP2171502B1 (en) | 2007-07-17 | 2016-09-14 | Cree, Inc. | Optical elements with internal optical features and methods of fabricating same |
US7863635B2 (en) | 2007-08-07 | 2011-01-04 | Cree, Inc. | Semiconductor light emitting devices with applied wavelength conversion materials |
US8617997B2 (en) * | 2007-08-21 | 2013-12-31 | Cree, Inc. | Selective wet etching of gold-tin based solder |
US11114594B2 (en) | 2007-08-24 | 2021-09-07 | Creeled, Inc. | Light emitting device packages using light scattering particles of different size |
EP2203938A1 (en) * | 2007-10-26 | 2010-07-07 | Cree Led Lighting Solutions, Inc. | Illumination device having one or more lumiphors, and methods of fabricating same |
KR101449005B1 (en) | 2007-11-26 | 2014-10-08 | 엘지이노텍 주식회사 | Semiconductor light emitting device and fabrication method thereof |
US9431589B2 (en) | 2007-12-14 | 2016-08-30 | Cree, Inc. | Textured encapsulant surface in LED packages |
KR20090072980A (en) * | 2007-12-28 | 2009-07-02 | 서울옵토디바이스주식회사 | Light emitting diode and method of fabricating the same |
DE102008006988A1 (en) | 2008-01-31 | 2009-08-06 | Osram Opto Semiconductors Gmbh | Optoelectronic component and method for producing an optoelectronic component |
CN102017156B (en) | 2008-02-25 | 2013-03-13 | 光波光电技术公司 | Current-injecting/tunneling light-emitting device and method |
KR101428719B1 (en) * | 2008-05-22 | 2014-08-12 | 삼성전자 주식회사 | Fabricating method of light emitting element and device, fabricated light emitting element and device using the same |
US7919780B2 (en) * | 2008-08-05 | 2011-04-05 | Dicon Fiberoptics, Inc. | System for high efficiency solid-state light emissions and method of manufacture |
JP5152520B2 (en) * | 2009-01-28 | 2013-02-27 | 国立大学法人北海道大学 | Semiconductor light emitting device |
US8921876B2 (en) | 2009-06-02 | 2014-12-30 | Cree, Inc. | Lighting devices with discrete lumiphor-bearing regions within or on a surface of remote elements |
JP5961557B2 (en) | 2010-01-27 | 2016-08-02 | イェイル ユニヴァーシティ | Conductivity-based selective etching for GaN devices and applications thereof |
US9275979B2 (en) | 2010-03-03 | 2016-03-01 | Cree, Inc. | Enhanced color rendering index emitter through phosphor separation |
US8329482B2 (en) | 2010-04-30 | 2012-12-11 | Cree, Inc. | White-emitting LED chips and method for making same |
KR101230619B1 (en) | 2010-05-18 | 2013-02-06 | 서울반도체 주식회사 | Light emitting diode chip having wavelength converting layer, method of fabricating the same and package having the same |
WO2011145794A1 (en) | 2010-05-18 | 2011-11-24 | 서울반도체 주식회사 | Light emitting diode chip having wavelength conversion layer and manufacturing method thereof, and package including same and manufacturing method thereof |
CN103003966B (en) * | 2010-05-18 | 2016-08-10 | 首尔半导体株式会社 | There is light emitting diode chip and the manufacture method thereof of wavelength conversion layer, and include its packaging part and manufacture method thereof |
CA2802539A1 (en) | 2010-06-18 | 2011-12-22 | Glo Ab | Nanowire led structure and method for manufacturing the same |
CN102386200B (en) | 2010-08-27 | 2014-12-31 | 财团法人工业技术研究院 | Light emitting unit array and projection system |
KR101769075B1 (en) * | 2010-12-24 | 2017-08-18 | 서울바이오시스 주식회사 | Light emitting diode chip and method of fabricating the same |
CN102593291B (en) * | 2011-01-07 | 2014-12-03 | 山东华光光电子有限公司 | Nitride distributed Bragg reflector (DBR) and manufacturing method and application thereof |
US11251164B2 (en) | 2011-02-16 | 2022-02-15 | Creeled, Inc. | Multi-layer conversion material for down conversion in solid state lighting |
US8350251B1 (en) | 2011-09-26 | 2013-01-08 | Glo Ab | Nanowire sized opto-electronic structure and method for manufacturing the same |
CN103117349A (en) * | 2011-11-17 | 2013-05-22 | 大连美明外延片科技有限公司 | High-light AlGaInP light emitting diode (LED) and manufacturing method thereof |
KR101272833B1 (en) * | 2012-02-03 | 2013-06-11 | 광주과학기술원 | Optical device having the silicon distributed bragg reflector structure and method for fabricating the same |
WO2013138676A1 (en) | 2012-03-14 | 2013-09-19 | Robbie Jorgenson | Materials, structures, and methods for optical and electrical iii-nitride semiconductor devices |
US9583353B2 (en) * | 2012-06-28 | 2017-02-28 | Yale University | Lateral electrochemical etching of III-nitride materials for microfabrication |
CN102820398B (en) * | 2012-08-31 | 2015-05-27 | 厦门大学 | Distributed Bragg reflection and small area metal contact composite three-dimensional electrode |
CN103227265B (en) * | 2013-04-12 | 2015-08-19 | 厦门大学 | A kind of manufacture method of gallium nitrate based vertical cavity surface emitting laser |
US8896008B2 (en) | 2013-04-23 | 2014-11-25 | Cree, Inc. | Light emitting diodes having group III nitride surface features defined by a mask and crystal planes |
DE102013105035A1 (en) * | 2013-05-16 | 2014-11-20 | Osram Opto Semiconductors Gmbh | Method for producing an optoelectronic semiconductor chip |
US11095096B2 (en) | 2014-04-16 | 2021-08-17 | Yale University | Method for a GaN vertical microcavity surface emitting laser (VCSEL) |
US10141721B2 (en) | 2014-06-17 | 2018-11-27 | Sony Corporation | Light-emitting element and manufacturing method thereof |
WO2016054232A1 (en) | 2014-09-30 | 2016-04-07 | Yale University | A METHOD FOR GaN VERTICAL MICROCAVITY SURFACE EMITTING LASER (VCSEL) |
US11018231B2 (en) | 2014-12-01 | 2021-05-25 | Yale University | Method to make buried, highly conductive p-type III-nitride layers |
WO2016187421A1 (en) | 2015-05-19 | 2016-11-24 | Yale University | A method and device concerning iii-nitride edge emitting laser diode of high confinement factor with lattice matched cladding layer |
CN105206716B (en) * | 2015-09-18 | 2019-02-05 | 华灿光电(苏州)有限公司 | A kind of production method of light emitting diode with vertical structure |
US10263144B2 (en) | 2015-10-16 | 2019-04-16 | Robbie J. Jorgenson | System and method for light-emitting devices on lattice-matched metal substrates |
CN105609602B (en) * | 2015-12-29 | 2017-10-31 | 中国科学院半导体研究所 | Visible light communication upside-down mounting RCLED and preparation method thereof |
EP3219832B1 (en) * | 2016-03-16 | 2020-06-24 | Thorlabs Inc. | Method for manufacturing direct-bonded optical coatings |
CA3132525A1 (en) | 2016-05-26 | 2017-11-30 | Robbie Jorgenson | Group iiia nitride growth method and system |
DE102016113002B4 (en) | 2016-07-14 | 2022-09-29 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Devices with improved efficiency and methods of manufacturing devices |
CN108550666A (en) * | 2018-05-02 | 2018-09-18 | 天津三安光电有限公司 | Upside-down mounting quaternary system light emitting diode epitaxial structure, upside-down mounting quaternary series LED and its growing method |
CN110768106B (en) * | 2018-07-26 | 2021-01-26 | 山东华光光电子股份有限公司 | Laser diode preparation method |
JP7237536B2 (en) * | 2018-11-12 | 2023-03-13 | 株式会社ジャパンディスプレイ | Display device |
CN109830596A (en) * | 2018-12-14 | 2019-05-31 | 苏州矩阵光电有限公司 | A kind of semiconductor devices and preparation method thereof |
TW202147636A (en) * | 2020-01-25 | 2021-12-16 | 中國大陸商上海顯耀顯示科技有限公司 | Micro light emitting diode with high light extraction efficiency |
CN112436380B (en) * | 2020-11-19 | 2022-02-18 | 清华大学 | Van der Waals epitaxy based vertical cavity surface emitting laser and manufacturing method thereof |
US20230317877A1 (en) * | 2020-11-27 | 2023-10-05 | Enkris Semiconductor, Inc | Semiconductor light-emitting device and manufacturing method thereof |
CN112670391A (en) * | 2020-12-31 | 2021-04-16 | 深圳第三代半导体研究院 | Light emitting diode and manufacturing method thereof |
CN115085006B (en) * | 2022-08-22 | 2023-02-28 | 福建慧芯激光科技有限公司 | Long wavelength VCSEL with combined reflectors at two ends and preparation method thereof |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5217564A (en) | 1980-04-10 | 1993-06-08 | Massachusetts Institute Of Technology | Method of producing sheets of crystalline material and devices made therefrom |
US5376580A (en) | 1993-03-19 | 1994-12-27 | Hewlett-Packard Company | Wafer bonding of light emitting diode layers |
JPH06342958A (en) * | 1993-06-02 | 1994-12-13 | Nippon Telegr & Teleph Corp <Ntt> | Surface light emitting semiconductor laser |
JP3194822B2 (en) * | 1993-09-14 | 2001-08-06 | 松下電器産業株式会社 | Manufacturing method of composite substrate material |
US5846844A (en) | 1993-11-29 | 1998-12-08 | Toyoda Gosei Co., Ltd. | Method for producing group III nitride compound semiconductor substrates using ZnO release layers |
JPH07202265A (en) | 1993-12-27 | 1995-08-04 | Toyoda Gosei Co Ltd | Manufacture of group iii nitride semiconductor |
US5679152A (en) | 1994-01-27 | 1997-10-21 | Advanced Technology Materials, Inc. | Method of making a single crystals Ga*N article |
JP3974667B2 (en) * | 1994-08-22 | 2007-09-12 | ローム株式会社 | Manufacturing method of semiconductor light emitting device |
IT1268123B1 (en) * | 1994-10-13 | 1997-02-20 | Sgs Thomson Microelectronics | SLICE OF SEMICONDUCTOR MATERIAL FOR THE MANUFACTURE OF INTEGRATED DEVICES AND PROCEDURE FOR ITS MANUFACTURING. |
US5804834A (en) | 1994-10-28 | 1998-09-08 | Mitsubishi Chemical Corporation | Semiconductor device having contact resistance reducing layer |
US5641381A (en) | 1995-03-27 | 1997-06-24 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Preferentially etched epitaxial liftoff of InP material |
US5724376A (en) | 1995-11-30 | 1998-03-03 | Hewlett-Packard Company | Transparent substrate vertical cavity surface emitting lasers fabricated by semiconductor wafer bonding |
JP3409958B2 (en) * | 1995-12-15 | 2003-05-26 | 株式会社東芝 | Semiconductor light emitting device |
EP0784363B1 (en) * | 1995-12-26 | 2000-10-11 | Nippon Telegraph and Telephone Corporation | Vertical-cavity surface-emitting laser and method for manufacturing the same |
JP3440977B2 (en) * | 1995-12-26 | 2003-08-25 | 日本電信電話株式会社 | Surface emitting semiconductor laser and method of manufacturing the same |
FR2753577B1 (en) * | 1996-09-13 | 1999-01-08 | Alsthom Cge Alcatel | METHOD FOR MANUFACTURING A SEMICONDUCTOR OPTOELECTRONIC COMPONENT AND COMPONENT AND MATRIX OF COMPONENTS MANUFACTURED ACCORDING TO THIS METHOD |
US5835521A (en) | 1997-02-10 | 1998-11-10 | Motorola, Inc. | Long wavelength light emitting vertical cavity surface emitting laser and method of fabrication |
JPH10233558A (en) * | 1997-02-19 | 1998-09-02 | Canon Inc | Multilayer film structure wherein diamond layer is incorporated, optical device with it and its manufacturing method |
JP3220977B2 (en) * | 1997-05-07 | 2001-10-22 | 日亜化学工業株式会社 | A nitride semiconductor laser device and a method for manufacturing a nitride semiconductor laser device. |
JP3148154B2 (en) * | 1997-07-08 | 2001-03-19 | 日本電気株式会社 | Method of manufacturing surface emitting laser and surface emitting laser manufactured by the method |
JPH11154774A (en) | 1997-08-05 | 1999-06-08 | Canon Inc | Surface light emission type semiconductor device, manufacture thereof, and display device using the same |
GB2333895B (en) | 1998-01-31 | 2003-02-26 | Mitel Semiconductor Ab | Pre-fusion oxidized and wafer-bonded vertical cavity laser |
US6046465A (en) * | 1998-04-17 | 2000-04-04 | Hewlett-Packard Company | Buried reflectors for light emitters in epitaxial material and method for producing same |
US6133589A (en) * | 1999-06-08 | 2000-10-17 | Lumileds Lighting, U.S., Llc | AlGaInN-based LED having thick epitaxial layer for improved light extraction |
-
1999
- 1999-02-05 US US09/245,435 patent/US6320206B1/en not_active Expired - Lifetime
- 1999-08-31 TW TW088114962A patent/TW447183B/en not_active IP Right Cessation
- 1999-11-08 DE DE19953588A patent/DE19953588C2/en not_active Expired - Lifetime
- 1999-12-16 CN CN99126434A patent/CN1267109A/en active Pending
-
2000
- 2000-02-02 JP JP2000025788A patent/JP4834210B2/en not_active Expired - Lifetime
- 2000-02-03 KR KR1020000005424A patent/KR100641925B1/en active IP Right Grant
- 2000-02-07 GB GB0002759A patent/GB2346480A/en not_active Withdrawn
-
2001
- 2001-08-06 US US09/923,711 patent/US6420199B1/en not_active Expired - Lifetime
Cited By (65)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040095978A1 (en) * | 2002-11-19 | 2004-05-20 | Julian Cheng | Low voltage multi-junction vertical cavity surface emitting laser |
WO2004047242A1 (en) * | 2002-11-19 | 2004-06-03 | Julian Cheng | Low voltage multi-junction vertical cavity surface emitting laser |
US20050031005A1 (en) * | 2002-11-19 | 2005-02-10 | Jds Uniphase Corporation | Low voltage multi-junction vertical cavity surface emitting laser |
US6936486B2 (en) | 2002-11-19 | 2005-08-30 | Jdsu Uniphase Corporation | Low voltage multi-junction vertical cavity surface emitting laser |
US20040096996A1 (en) * | 2002-11-19 | 2004-05-20 | Julian Cheng | Low voltage multi-junction vertical cavity surface emitting laser |
US7745931B2 (en) * | 2003-06-09 | 2010-06-29 | Sanyo Electric Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20050003649A1 (en) * | 2003-06-09 | 2005-01-06 | Sanyo Electric Co., Ltd. | Semiconductor device and manufacturing method thereof |
US8101496B2 (en) * | 2003-06-09 | 2012-01-24 | Semiconductor Components Industries, Llc | Method of manufacturing ball grid array type semiconductor device |
US20100221892A1 (en) * | 2003-06-09 | 2010-09-02 | Sanyo Electric Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20050100069A1 (en) * | 2003-11-10 | 2005-05-12 | Shangjr Gwo | Structures for light emitting devices with integrated multilayer mirrors |
US7151284B2 (en) * | 2003-11-10 | 2006-12-19 | Shangjr Gwo | Structures for light emitting devices with integrated multilayer mirrors |
US20100226404A1 (en) * | 2004-03-19 | 2010-09-09 | Koninklijke Philips Electronics N.V. | Semiconductor light emitting devices including in-plane light emitting layers |
US20050205884A1 (en) * | 2004-03-19 | 2005-09-22 | Lumileds Lighting U.S., Llc | Semiconductor light emitting devices including in-plane light emitting layers |
US7808011B2 (en) * | 2004-03-19 | 2010-10-05 | Koninklijke Philips Electronics N.V. | Semiconductor light emitting devices including in-plane light emitting layers |
US20060054919A1 (en) * | 2004-08-27 | 2006-03-16 | Kyocera Corporation | Light-emitting element, method for manufacturing the same and lighting equipment using the same |
US20060081858A1 (en) * | 2004-10-14 | 2006-04-20 | Chung-Hsiang Lin | Light emitting device with omnidirectional reflectors |
US20090104423A1 (en) * | 2005-07-01 | 2009-04-23 | Freiberger Compound Materials Gmbh | Device and process for heating iii-v wafers, and annealed iii-v semiconductor single crystal wafer |
US9181633B2 (en) * | 2005-07-01 | 2015-11-10 | Freiberger Compound Materials Gmbh | Device and process for heating III-V wafers, and annealed III-V semiconductor single crystal wafer |
US7638810B2 (en) * | 2005-09-09 | 2009-12-29 | Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. | GaN laser with refractory metal ELOG masks for intracavity contact |
US20070057270A1 (en) * | 2005-09-09 | 2007-03-15 | Bour David P | GaN laser with refractory metal ELOG masks for intracavity contact |
TWI491079B (en) * | 2006-06-30 | 2015-07-01 | Cree Inc | Nickel tin bonding system for semiconductor wafers and devices |
US20080003777A1 (en) * | 2006-06-30 | 2008-01-03 | Slater David B | Nickel Tin Bonding System for Semiconductor Wafers and Devices |
US20080210971A1 (en) * | 2006-06-30 | 2008-09-04 | Matthew Donofrio | Nickel tin bonding system with barrier layer for semiconductor wafers and devices |
US8643195B2 (en) | 2006-06-30 | 2014-02-04 | Cree, Inc. | Nickel tin bonding system for semiconductor wafers and devices |
US7910945B2 (en) | 2006-06-30 | 2011-03-22 | Cree, Inc. | Nickel tin bonding system with barrier layer for semiconductor wafers and devices |
US8247836B2 (en) | 2006-06-30 | 2012-08-21 | Cree, Inc. | Nickel tin bonding system with barrier layer for semiconductor wafers and devices |
US20110180839A1 (en) * | 2006-06-30 | 2011-07-28 | Matthew Donofrio | Nickel Tin Bonding System with Barrier Layer for Semiconductor Wafers and Devices |
US7915624B2 (en) * | 2006-08-06 | 2011-03-29 | Lightwave Photonics, Inc. | III-nitride light-emitting devices with one or more resonance reflectors and reflective engineered growth templates for such devices, and methods |
US20080029773A1 (en) * | 2006-08-06 | 2008-02-07 | Jorgenson Robbie J | III-nitride light-emitting devices with one or more resonance reflectors and reflective engineered growth templates for such devices, and methods |
US8237761B2 (en) * | 2006-10-27 | 2012-08-07 | Canon Kabushiki Kaisha | Semiconductor member, semiconductor article manufacturing method, and LED array using the manufacturing method |
US20100026779A1 (en) * | 2006-10-27 | 2010-02-04 | Canon Kabushiki Kaisha | Semiconductor member, semiconductor article manufacturing method, and led array using the manufacturing method |
US8670015B2 (en) | 2006-10-27 | 2014-03-11 | Canon Kabushiki Kaisha | Semiconductor member, semiconductor article manufacturing method, and LED array using the manufacturing method |
TWI387129B (en) * | 2006-10-27 | 2013-02-21 | Canon Kk | Semiconductor member, semiconductor article manufacturing method, and led array using the manufacturing method |
US20110051771A1 (en) * | 2008-02-29 | 2011-03-03 | Osram Opto Semiconductors Gmbh | Optoelectronic Component and Method for Producing an Optoelectronic Component |
US8711893B2 (en) | 2008-02-29 | 2014-04-29 | Osram Opto Semiconductors Gmbh | Optoelectronic component and method for producing an optoelectronic component |
US8735197B2 (en) * | 2008-08-01 | 2014-05-27 | Epistar Corporation | Wafer-scaled light-emitting structure |
US20100098127A1 (en) * | 2008-10-22 | 2010-04-22 | Nichia Corporation | Method of manufacturing nitride semiconductor light emitting element and nitride semiconductor light emitting element |
US7986722B2 (en) | 2008-10-22 | 2011-07-26 | Nichia Corporation | Nitride semiconductor light emitting element |
US8343782B2 (en) | 2009-12-07 | 2013-01-01 | Soitec | Semiconductor device having an InGaN layer |
US20110134954A1 (en) * | 2009-12-07 | 2011-06-09 | Letertre Fabrice M | SEMICONDUCTOR DEVICE HAVING AN InGaN LAYER |
WO2011116917A1 (en) * | 2010-03-23 | 2011-09-29 | Eth Zurich | Surface emitting semiconductor laser and method of manufacture thereof |
US8735219B2 (en) | 2012-08-30 | 2014-05-27 | Ziptronix, Inc. | Heterogeneous annealing method and device |
WO2014036407A1 (en) * | 2012-08-30 | 2014-03-06 | Enquist Paul M | Heterogeneous annealing method and device |
US9698126B2 (en) | 2012-08-30 | 2017-07-04 | Ziptronix, Inc. | Heterogeneous annealing method and device |
US11631586B2 (en) | 2012-08-30 | 2023-04-18 | Adeia Semiconductor Bonding Technologies Inc. | Heterogeneous annealing method |
US10777533B2 (en) | 2012-08-30 | 2020-09-15 | Invensas Bonding Technologies, Inc. | Heterogeneous device |
US9052535B1 (en) * | 2012-12-14 | 2015-06-09 | Sandia Corporation | Electro-refractive photonic device |
US10673207B2 (en) | 2015-06-04 | 2020-06-02 | Osram Opto Semiconductors Gmbh | Light-emitting semiconductor device, light-emitting semiconductor component and method for producing a light-emitting semiconductor device |
DE102015108876B3 (en) * | 2015-06-04 | 2016-03-03 | Otto-Von-Guericke-Universität Magdeburg, Ttz Patentwesen | Group III nitride light-emitting device |
WO2016193385A1 (en) * | 2015-06-04 | 2016-12-08 | Osram Opto Semiconductors Gmbh | Light-emitting semiconductor component, light-emitting semiconductor device, and method for producing a light-emitting semiconductor component |
US20170117909A1 (en) * | 2015-10-27 | 2017-04-27 | Seiko Epson Corporation | Atomic oscillator |
US10224943B2 (en) * | 2015-10-27 | 2019-03-05 | Seiko Epson Corporation | Atomic oscillator |
US10644114B1 (en) * | 2015-11-18 | 2020-05-05 | The Government Of The United States Of America, As Represented By The Secretary Of The Navy | Reticulated shallow etch mesa isolation |
US10062794B2 (en) | 2016-05-27 | 2018-08-28 | The United States Of America, As Represented By The Secretary Of The Navy | Resonant-cavity infrared photodetectors with fully-depleted absorbers |
US10453977B2 (en) | 2016-05-27 | 2019-10-22 | The Governement Of The United States Of America, As Represented By The Secretary Of The Navy | In-plane resonant-cavity infrared photodetectors with fully-depleted absorbers |
US10461202B2 (en) | 2016-05-27 | 2019-10-29 | The Government Of The United States Of America, As Represented By The Secretary Of The Navy | In-plane resonant-cavity infrared photodetectors with fully-depleted absorbers |
US10559704B2 (en) | 2016-05-27 | 2020-02-11 | The Government Of The United States Of America, As Represented By The Secretary Of The Navy | In-plane resonant-cavity infrared photodetectors with fully-depleted absorbers |
US10446701B2 (en) | 2016-05-27 | 2019-10-15 | The Government Of The United States Of America, As Represented By The Secretary Of The Navy | In-plane resonant-cavity infrared photodetectors with fully-depleted absorbers |
US10333011B2 (en) | 2016-05-27 | 2019-06-25 | The United States Of America, As Represented By The Secretary Of The Navy | In-plane resonant cavity infrared photodetectors with fully depleted absorbers |
US10297699B2 (en) | 2016-05-27 | 2019-05-21 | The United States Of America, As Represented By The Secretary Of The Navy | In-plane resonant-cavity infrared photodetectors with fully-depleted absorbers |
WO2017205707A1 (en) * | 2016-05-27 | 2017-11-30 | The Government Of The United States Of America, As Represented By The Secretary Of The Navy | Resonant-cavity infrared photodetectors with fully-depleted absorbers |
US11848406B2 (en) | 2017-09-26 | 2023-12-19 | Osram Oled Gmbh | Radiation-emitting semiconductor component and method for producing radiation-emitting semiconductor component |
US11664357B2 (en) | 2018-07-03 | 2023-05-30 | Adeia Semiconductor Bonding Technologies Inc. | Techniques for joining dissimilar materials in microelectronics |
US20200080231A1 (en) * | 2018-09-11 | 2020-03-12 | Crystalline Mirror Solutions Gmbh | Substrate-transferred stacked optical coatings |
US11365492B2 (en) * | 2018-09-11 | 2022-06-21 | Thorlabs, Inc. | Substrate-transferred stacked optical coatings |
Also Published As
Publication number | Publication date |
---|---|
DE19953588A1 (en) | 2000-08-17 |
GB2346480A (en) | 2000-08-09 |
TW447183B (en) | 2001-07-21 |
GB0002759D0 (en) | 2000-03-29 |
CN1267109A (en) | 2000-09-20 |
DE19953588C2 (en) | 2003-08-14 |
KR20000076604A (en) | 2000-12-26 |
US6420199B1 (en) | 2002-07-16 |
US6320206B1 (en) | 2001-11-20 |
KR100641925B1 (en) | 2006-11-02 |
JP2000228563A (en) | 2000-08-15 |
JP4834210B2 (en) | 2011-12-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6420199B1 (en) | Methods for fabricating light emitting devices having aluminum gallium indium nitride structures and mirror stacks | |
US6280523B1 (en) | Thickness tailoring of wafer bonded AlxGayInzN structures by laser melting | |
US6800500B2 (en) | III-nitride light emitting devices fabricated by substrate removal | |
EP1326290B1 (en) | Method of fabricating semiconductor structures | |
US6177359B1 (en) | Method for detaching an epitaxial layer from one substrate and transferring it to another substrate | |
US5985687A (en) | Method for making cleaved facets for lasers fabricated with gallium nitride and other noncubic materials | |
EP0951076B1 (en) | Semiconductor light emitting device and method of manufacturing the same | |
US6277696B1 (en) | Surface emitting laser using two wafer bonded mirrors | |
EP0860913A2 (en) | Long wavelength light emitting vertical cavity surface emitting laser and method of fabrication | |
US6489175B1 (en) | Electrically pumped long-wavelength VCSEL and methods of fabrication | |
US8268659B2 (en) | Edge-emitting semiconductor laser chip | |
US20220239068A1 (en) | Iii-nitride-based vertical cavity surface emitting laser (vcsel) configurations | |
Iga | Vertical cavity surface emitting lasers based on InP and related compounds-bottleneck and corkscrew |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:LUMILEDS LLC;REEL/FRAME:043108/0001 Effective date: 20170630 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: SECURITY INTEREST;ASSIGNOR:LUMILEDS LLC;REEL/FRAME:043108/0001 Effective date: 20170630 |