US20010053613A1 - Transistor and method of forming the same - Google Patents

Transistor and method of forming the same Download PDF

Info

Publication number
US20010053613A1
US20010053613A1 US09/295,398 US29539899A US2001053613A1 US 20010053613 A1 US20010053613 A1 US 20010053613A1 US 29539899 A US29539899 A US 29539899A US 2001053613 A1 US2001053613 A1 US 2001053613A1
Authority
US
United States
Prior art keywords
semiconductor film
semiconductor
concentration
lightly doped
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/295,398
Other versions
US6346486B2 (en
Inventor
Hideki Uochi
Yasuhiko Takemura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US09/295,398 priority Critical patent/US6346486B2/en
Publication of US20010053613A1 publication Critical patent/US20010053613A1/en
Application granted granted Critical
Publication of US6346486B2 publication Critical patent/US6346486B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02488—Insulating materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02422—Non-crystalline insulating materials, e.g. glass, polymers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments
    • H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments
    • H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H01L21/02672—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using crystallisation enhancing elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
    • H01L27/1277—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor using a crystallisation promoting species, e.g. local introduction of Ni catalyst

Definitions

  • the present invention relates to a thin film transistor (TFT) comprising a thin film of a non-single crystal semiconductor, and to a process for fabricating the same.
  • the thin film transistor according to the present invention can be formed on either an insulator substrate such as a glass substrate or a semiconductor substrate such as a single crystal silicon.
  • the present invention relates to a thin film transistor fabricated through the steps of crystallization and activation by thermal annealing.
  • TFTs thin film transistors
  • the TFTs can be classified into, for example, amorphous silicon TFTs and crystalline silicon TFTs, according to the material and the state of the semiconductor employed in the TFT.
  • crystalline silicon refers to non-single crystal silicon, which encompasses all types of crystalline silicon except single crystal silicon.
  • CMOS complementary MOS
  • CMOS circuit can be easily fabricated therefrom, because not only an NMOS TFT but also a PMOS TFT is available from crystalline silicon. Furthermore, it is pointed out that further improved characteristics can be obtained by establishing an LDD (lightly doped drain) structure known in the conventional single crystal semiconductor MOS ICs.
  • LDD lightly doped drain
  • An LDD structure can be obtained by the following process steps:
  • the amorphous silicon is activated by laser annealing or by thermal annealing.
  • Laser annealing comprises irradiating a laser beam or an intense light having an intensity equivalent to that of a laser beam.
  • laser annealing is not suitable for mass production, because the laser beam output is still unstable and because the beam is applied for an extremely short period of time.
  • the laser beam is irradiated from the upper side of the gate electrode. It then results in an insufficiently activated LDD region, because the mask formed in the fourth step functions as a shield.
  • a practical process at present is thermal annealing, which comprises activating the impurities in silicon by heating.
  • the LDD region can be sufficiently activated, and uniform batches can be realized by this process.
  • the impurities in the silicon film must be activated by annealing for a long period of time at about 600° C., or by annealing at a high temperature of 1,000° C. or even higher.
  • the latter method i.e., the high temperature annealing can be applied only to cases using quartz substrates, and the use of such expensive substrates considerably increases the production cost.
  • the former process can be applied to a wide variety of substrates.
  • thermal treatments are preferably performed at temperatures not higher than the deformation temperature of alkali-free glass generally used in the substrates, and more preferably, at a temperature lower than the deformation temperature by 50 degrees or more.
  • the present invention provides a solution to the aforementioned problems difficult to solve.
  • Preferred catalyst materials include pure metals, i.e., nickel (Ni), iron (Fe), cobalt (Co), and platinum (Pt), or a compound such as a silicide of an element enumerated herein.
  • the process according to the present invention comprises bringing the catalyst elements or a compound thereof as they are or in the form of a coating in contact with amorphous silicon, or introducing the catalyst elements into the amorphous silicon film by ion implantation and the like, and then, thermally annealing the resulting structure at a proper temperature, typically at 580° C. or lower.
  • the duration of crystallization can be shortened by increasing the annealing temperature. Furthermore, the duration of crystallization becomes shorter and the crystallization temperature becomes lower with increasing concentration of nickel, iron, cobalt, or platinum.
  • the present inventors have found, through an extensive study, that the crystallization is accelerated by incorporating at least one of the catalytic elements above at a concentration higher than 1 ⁇ 10 15 cm ⁇ 3 , and preferably, at a concentration of 5 ⁇ 10 18 cm ⁇ 3 or higher.
  • the catalyst materials enumerated above, however, are not favorable for silicon. Accordingly, the concentration thereof are preferably controlled to a level as low as possible.
  • the present inventors have found through the study that the preferred range of the concentration in total is 2 ⁇ 10 19 cm ⁇ 3 or lower.
  • FIGS. 1 (A) to 1 (E) show schematically drawn step sequential cross section structures obtained in a process according to an embodiment of the present invention (Example 1);
  • FIGS. 2 (A) to 2 (E) show schematically drawn step sequential cross section structures obtained in another process according to another embodiment of the present invention (Example 2).
  • a process for fabricating a TFT according to an embodiment of the present invention comprises introducing the catalyst elements into silicon which had been rendered amorphous to lower the crystallization temperature, thereby lowering the temperature of activating the doped impurity (i.e., the recrystallization temperature).
  • the crystallization was found to proceed extremely rapidly when catalyst elements were introduced inside silicon by means of ion implantation or ion doping to achieve a uniform distribution.
  • the crystallization and activation were found to be effected at a temperature of 550° C. or lower.
  • annealing was found to be completed sufficiently within 8 hours, and typically, within 4 hours.
  • the present invention enables the crystallization of thin films having a thickness as thin as 1,000 ⁇ or less in thickness. This was not possible by a conventional thermal annealing.
  • the present invention provides crystallized film thin films having a thickness as thin as 1,000 ⁇ or even less at a low temperature and within a shorter period of time.
  • a TFT having an active region as thin as 1,000 ⁇ or thinner, and particularly, 500 ⁇ or thinner, not only yields excellent device characteristics, but suffers less defects at the stepped portions of gate insulating film and gate electrodes. It can be seen that those TFTs having thin active region are far advantageous in that they can be produced at high yield. Conventionally, however, these TFTs could be produced only by employing laser annealing in the crystallization process.
  • the present invention allows the application of thermal annealing to the technical field which was conventionally dominated by laser annealing, and greatly increases the product yield. It can be understood therefore that the present invention is of importance.
  • FIG. 1 shows the cross section view of the step sequential structures obtained by a process according to an embodiment of the present invention.
  • a 2,000 ⁇ thick silicon oxide film 11 was formed by sputtering as a base film on a Corning #7059 glass substrate 10 .
  • an intrinsic (I-type) amorphous silicon film 12 was deposited thereon by plasma CVD to a thickness of from 500 to 1,500 ⁇ , for example, to a thickness of 1,500 ⁇ , and a 200 ⁇ thick silicon oxide film 13 was further deposited thereon by sputtering.
  • nickel ions were implanted therein by ion implantation at a dose of from 2 ⁇ 10 13 to 2 ⁇ 10 14 cm ⁇ 2 , specifically for example, at a dose of 5 ⁇ 10 13 cm ⁇ 2 .
  • the resulting amorphous silicon film 12 was found to contain nickel at a concentration of about 5 ⁇ 10 18 cm ⁇ 3 .
  • This step can be performed alternatively by adhering a nickel silicide film from 5 to 100 ⁇ in thickness. In such a case, however, the silicon film 13 is preferably not provided. Thus was obtained a structure as shown in FIG. 1(A).
  • the amorphous silicon film was then crystallized by annealing at 550° C. in nitrogen atmosphere for a duration of 4 hours. After annealing, the silicon film was patterned to form an island-like silicon region 12 a , and a 1,000 ⁇ thick silicon oxide film 14 was deposited thereon by sputtering as a gate insulating film.
  • the sputtering process was performed in an atmosphere containing oxygen and argon at an argon to oxygen ratio of not higher than 0.5, for example, at a ratio of 0.1 or lower, using silicon oxide as the target.
  • the temperature of the substrate during the process was maintained in the range of from 200 to 400° C., for example, at 250° C.
  • a silicon film containing from 0.1 to 2% of phosphorus was deposited by reduced pressure CVD to a thickness of from 3,000 to 8,000 ⁇ , for example, at a thickness of 6,000 ⁇ .
  • the steps of depositing the silicon oxide film and the silicon film are performed continuously.
  • the resulting silicon film was patterned to form a gate electrode 15 as shown in FIG. 1(B).
  • Phosphorus was then introduced as an impurity by plasma doping into the silicon region using the gate electrode as a mask.
  • the doping was performed using phosphine (PH 3 ) as the doping gas, and applying an accelerating voltage in the range of from 60 to 90 kV, for example, at 80 kV, to introduce phosphorus at a dose in the range of from 1 ⁇ 10 13 to 8 ⁇ 10 13 cm ⁇ 2 Phosphorus in this case was incorporated at a dose of 2 ⁇ 10 13 cm ⁇ 2 .
  • N-type impurity regions 16 a and 16 b were formed as shown in FIG. 1(C).
  • the resulting substrate was immersed into a citric acid solution at a concentration of from 1 to 5%, and electric current was applied to the gate electrode to allow an anodic oxide layer 17 to grow on the surface thereof.
  • the anodic oxide film is preferably grown to a thickness of from 1,000 to 5,000 ⁇ , and particularly preferably, in the thickness range of from 2,000 to 3,000 ⁇ . In this case, the anodic oxide film was formed at a thickness of 2,500 ⁇ .
  • Phosphorus as an impurity was introduced into the silicon region by plasma doping, using the gate electrode and the peripheral anodic oxide as the mask.
  • the doping was performed using phosphine (PH 3 ) as the doping gas, and applying an accelerating voltage in the range of from 60 to 90 kV, for example, at 80 kV, to introduce phosphorus at a dose in the range of from 1 ⁇ 10 15 to 8 ⁇ 10 15 cm ⁇ 2 , specifically for example, at a dose of 2 ⁇ 10 15 cm ⁇ 2 .
  • phosphine PH 3
  • an accelerating voltage in the range of from 60 to 90 kV, for example, at 80 kV
  • N-type impurity regions 18 a and 18 b containing the impurity at high concentration were formed.
  • the previously formed LDD region lightly doped drain region
  • FIG. 1(D) was obtained a structure as shown in FIG. 1(D).
  • the resulting structure was annealed at 500° C. for 4 hours in nitrogen gas atmosphere to activate the impurity.
  • the activation is preferably performed at a temperature lower than that at which the previous crystallization was performed. In this manner, the shrinking of substrate can be suppressed to a level as low as possible.
  • the nickel atoms distributed over the entire silicon film allowed the film to recrystallize rapidly even by a low temperature annealing.
  • the impurity regions 16 a , 16 b , 18 a , and 18 b were activated in this manner. It should be noticed here that the LDD regions are sufficiently activated by the thermal annealing process according to the present invention, because this was not possible by a conventional process employing laser annealing. Furthermore, no jump in crystallinity was found between the impurity region and the activated region.
  • a 6,000 ⁇ thick silicon oxide film 19 was formed as an interlayer insulator by plasma CVD, and contact holes were formed therein to establish electrodes with interconnections 20 for the source and the drain regions of the TFT, using a multilayered film comprising metallic materials, such as titanium nitride and aluminum.
  • the resulting structure was annealed at 350° C. for 30 minutes in hydrogen atmosphere under a pressure of 1 atm. Thus was implemented a complete thin film transistor as shown in FIG. 1(E).
  • the nickel concentration of the impurity region and the active region of the TFT thus obtained was measured by means of secondary ion mass spectroscopy (SIMS).
  • the impurity region was found to contain nickel at a concentration of from 1 ⁇ 10 18 to 5 ⁇ 10 18 cm ⁇ 3 .
  • FIG. 2 shows the cross section view of the step sequential structures obtained by a process according to an embodiment of the present invention.
  • a 2,000 ⁇ thick silicon oxide film 22 was formed by sputtering as a base film on a Corning #7059 glass substrate 21 .
  • an intrinsic (I-type) amorphous silicon film was deposited thereon by plasma CVD to a thickness of from 500 to 1,500 ⁇ , for example, to a thickness of 500 ⁇ , and was patterned to form an island-like silicon region 23 .
  • a 1,000 ⁇ thick silicon oxide film 24 was deposited as a gate insulating film by plasma CVD using tetraethoxysilane (TEOS; Si(OC 2 H 5 ) 4 ) and oxygen as the starting materials. Trichloroethylene (C 2 HCl 3 ) was also added into the starting gas material. Oxygen gas was flown into the chamber at a rate of 400 sccm (standard cubic centimeters per minute) before initiating the film deposition, and plasma was generated inside the chamber while maintaining the chamber at a total pressure 5 Pa and the substrate at a temperature to 300° C., and applying an RF power of 150 W. This state was held for a duration of 10 minutes.
  • TEOS tetraethoxysilane
  • Si(OC 2 H 5 ) 4 oxygen
  • Trichloroethylene (C 2 HCl 3 ) was also added into the starting gas material.
  • Oxygen gas was flown into the chamber at a rate of 400 sccm (standard cubic centimeter
  • silicon oxide film was deposited by introducing oxygen, TEOS, and trichloroethylene into the chamber at a flow rate of 300 sccm, 15 sccm, and 2 sccm, respectively.
  • the substrate temperature, RF power, and the total pressure during the film deposition were maintained at 300° C., 75 W, and 5 Pa, respectively.
  • hydrogen gas was introduced into the chamber at such an amount to control the pressure to 100 Torr, to effect hydrogen annealing at 350° C. for 35 minutes.
  • a tantalum film was deposited by sputtering at a thickness of from 3,000 to 8,000 ⁇ , for example, at a thickness of 6,000 ⁇ . Titanium, tungsten, molybdenum, or silicon can be used in the place of tantalum. However, the film must have sufficiently high heat resistance to resist against the later activation treatment. Preferably, the deposition steps of the silicon oxide film 24 and the tantalum film are performed continuously.
  • the tantalum film was patterned to form a gate electrode 26 having a width (channel length) of from 5 to 20 ⁇ m for the TFT. Thus was obtained a structure as shown in FIG. 2 (A).
  • Phosphorus as an impurity was implanted into the silicon region thereafter by plasma doping using the gate electrode as the mask.
  • the doping process was performed using phosphine (PH 3 ) as the doping gas and applying an accelerating voltage of 80 kV.
  • Phosphorus in this case was incorporated at a dose of 2 ⁇ 10 13 cm ⁇ 2
  • N-type impurity regions 26 a and 26 b were formed as shown in FIG. 2(B).
  • nickel ions were implanted by ion doping using the gate electrode as a mask.
  • Nickel was introduced at a dose in the range of from 2 ⁇ 10 13 to 2 ⁇ 10 14 cm ⁇ 2 , more specifically, at a dose of 1 ⁇ 10 14 cm ⁇ 2 , for example.
  • the concentration of nickel in the amorphous silicon region 23 was found to be about 1 ⁇ 10 19 cm ⁇ 3 .
  • the surface of the tantalum interconnection was subjected to anodic oxidation to form an oxide layer 27 on the surface thereof.
  • the anodic oxidation was performed in an ethylene glycol solution containing from 1 to 5% of tartaric acid. Thus was obtained an oxide layer 2,000 ⁇ in thickness.
  • Phosphorus as an impurity was implanted into the silicon region thereafter again by ion implantation using the gate electrode as the mask. The doping process was performed by applying an accelerating voltage of 80 kV. Phosphorus in this case was incorporated at a dose of 2 ⁇ 10 15 cm ⁇ 2 . In this manner, N-type impurity regions 28 a and 28 b containing the impurity at high concentration were formed as shown in FIG. 2(D).
  • the resulting structure was annealed at 500° C. for 4 hours in nitrogen gas atmosphere to crystallize the amorphous silicon film and to activate the impurity. Since nickel is implanted in the N-type impurity regions 28 a and 28 b as well as in 26 a and 26 b , the activation was found to proceed easily by the annealing. No nickel was implanted into the active region under the gate electrode, however, crystallization proceeded because nickel diffused from the impurity region 26 . A complete crystallization was found to occur on a channel 10 ⁇ m or less in length. However, it was found difficult to achieve complete crystallization on a channel exceeding 10 ⁇ m in length.
  • a 2,000 ⁇ thick silicon oxide film 29 was formed as an interlayer insulator by plasma CVD using TEOS as the material, and contact holes were formed therein to establish electrodes with interconnections 30 for the source and the drain regions of the TFT, using a multilayered film comprising metallic materials, such as titanium nitride and aluminum.
  • a multilayered film comprising metallic materials, such as titanium nitride and aluminum.
  • the thin film transistor thus fabricated was found to yield an electric field mobility in the range of from 70 to 100 cm 2 /Vs at a gate voltage of 10 V, a threshold voltage of from 2.5 to 4.0 V, and a leak current of 10 ⁇ 13 A or lower upon applying a voltage of ⁇ 20 V.
  • the process according to the present invention comprises effecting the crystallization of the amorphous silicon film and the activation of the doped impurities within such a short duration of 4 hours and at a low temperature in the range of from 500 to 550° C. In this manner, the throughput can be considerably increased. Furthermore, the process according to the present invention provides a solution to the conventional problem frequently encountered in processes effected at temperatures not lower than 600° C.; i.e., the low product yield attributed to the shrinking of glass substrates.
  • the process according to the present invention allows treating large-area substrates at one time.
  • the unit cost of a semiconductor circuit e.g., a matrix circuit
  • the present invention is suitable for mass production, and that it provides devices of improved characteristics.
  • the process of the second example is noticeable in that the crystallization of the amorphous silicon film and the activation of the impurities are effected simultaneously.
  • the activation of the impurities was generally performed after introducing the impurities in a manner similar to that described in Example 1.
  • those conventional processes effecting the crystallization and the activation in two steps were not preferred. Not only the steps are doubled, but also a discontinuity of crystal growth generates between the active region formed in the first crystallization step and the source and drain which were recrystallized after introducing the impurities. Such a discontinuity in crystals considerably impaired the device reliability.
  • the process according to an embodiment of the present invention which comprises effecting the crystallization and the activation at the same time is effective not only because it simplifies the process and increases the throughput accordingly, but also because it improves the device reliability by providing crystals having favorable crystallinity. Conclusively, the present invention is greatly contributory to the industry.

Abstract

A crystalline silicon thin film transistor having an LDD (lightly doped drain) structure and a process for fabricating the same, which comprises introducing a catalyst element for accelerating crystallization at a concentration of 1×1015 cm−3 or more but less than 2×1019 cm−3 to the impurity region in an amorphous silicon film, crystallizing the amorphous film thereafter, and after forming gate electrode and gate insulating film, implanting an impurity in a self-aligned manner to establish an LDD structure.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a thin film transistor (TFT) comprising a thin film of a non-single crystal semiconductor, and to a process for fabricating the same. The thin film transistor according to the present invention can be formed on either an insulator substrate such as a glass substrate or a semiconductor substrate such as a single crystal silicon. In particular, the present invention relates to a thin film transistor fabricated through the steps of crystallization and activation by thermal annealing. [0002]
  • 2. Prior Art [0003]
  • Recently, active study is made on semiconductor devices of insulated-gate type comprising an insulator substrate having thereon a thin film active layer (which is sometimes referred to as “active region”). In particular, much effort is paid on the study of insulated-gate transistors of thin film type, i.e., the so-called thin film transistors (TFTs). The TFTs can be classified into, for example, amorphous silicon TFTs and crystalline silicon TFTs, according to the material and the state of the semiconductor employed in the TFT. The term “crystalline silicon” refers to non-single crystal silicon, which encompasses all types of crystalline silicon except single crystal silicon. [0004]
  • In general, semiconductors in an amorphous state have a low electric field mobility. Accordingly, they cannot be employed in TFTs intended for high speed operation. Furthermore, the electric field mobility of a P-type amorphous silicon is extremely low. This makes the fabrication of a P-channel TFT (a PMOS TFT) unfeasible. It is therefore difficult to obtain a complementary MOS (CMOS) circuit from such a P-channel TFT, because the implementation of a CMOS circuit requires combining a P-channel TFT with an N-channel TFT (NMOS TFT). [0005]
  • In contrast to the amorphous semiconductors, crystalline semiconductors have higher electric field mobilities, and are therefore suitable for use in TFTs designed for high speed operation. Crystalline silicon is further advantageous in that a CMOS circuit can be easily fabricated therefrom, because not only an NMOS TFT but also a PMOS TFT is available from crystalline silicon. Furthermore, it is pointed out that further improved characteristics can be obtained by establishing an LDD (lightly doped drain) structure known in the conventional single crystal semiconductor MOS ICs. [0006]
  • An LDD structure can be obtained by the following process steps: [0007]
  • forming island-like semiconductor regions and a gate insulating film; [0008]
  • forming a gate electrode; [0009]
  • introducing impurities at a low concentration by ion implantation or ion doping; [0010]
  • forming masks for the LDD region (by anisotropic etching of the insulating film covering the gate electrode, or by selective oxidation of the anodic oxide covering the gate electrode); [0011]
  • introducing impurities at high concentration by ion implantation or ion doping; and [0012]
  • annealing the impurities. [0013]
  • The most problematic in the above process is the sixth step, in which the amorphous silicon is activated by laser annealing or by thermal annealing. Laser annealing comprises irradiating a laser beam or an intense light having an intensity equivalent to that of a laser beam. However, laser annealing is not suitable for mass production, because the laser beam output is still unstable and because the beam is applied for an extremely short period of time. Furthermore, the laser beam is irradiated from the upper side of the gate electrode. It then results in an insufficiently activated LDD region, because the mask formed in the fourth step functions as a shield. [0014]
  • A practical process at present is thermal annealing, which comprises activating the impurities in silicon by heating. The LDD region can be sufficiently activated, and uniform batches can be realized by this process. However, in general, the impurities in the silicon film must be activated by annealing for a long period of time at about 600° C., or by annealing at a high temperature of 1,000° C. or even higher. The latter method, i.e., the high temperature annealing can be applied only to cases using quartz substrates, and the use of such expensive substrates considerably increases the production cost. The former process can be applied to a wide variety of substrates. However, the use of inexpensive substrates brings about other problems such as the shrinking of substrates during thermal annealing, because it leads to a low product yield due to the failure upon mask matching. It is therefore necessary to effect treatments at lower temperatures when such inexpensive substrates are used. More specifically, thermal treatments are preferably performed at temperatures not higher than the deformation temperature of alkali-free glass generally used in the substrates, and more preferably, at a temperature lower than the deformation temperature by 50 degrees or more. [0015]
  • The present invention provides a solution to the aforementioned problems difficult to solve. [0016]
    • SUMMARY OF THE INVENTION
  • As a result of an extensive study of the present inventors, it has been found that the crystallization of a substantially amorphous silicon film can be accelerated by adding a trace amount of a catalyst material. In this manner, the crystallization can be effected at a lower temperature and in a shorter duration of time. Preferred catalyst materials include pure metals, i.e., nickel (Ni), iron (Fe), cobalt (Co), and platinum (Pt), or a compound such as a silicide of an element enumerated herein. More specifically, the process according to the present invention comprises bringing the catalyst elements or a compound thereof as they are or in the form of a coating in contact with amorphous silicon, or introducing the catalyst elements into the amorphous silicon film by ion implantation and the like, and then, thermally annealing the resulting structure at a proper temperature, typically at 580° C. or lower. [0017]
  • Naturally, the duration of crystallization can be shortened by increasing the annealing temperature. Furthermore, the duration of crystallization becomes shorter and the crystallization temperature becomes lower with increasing concentration of nickel, iron, cobalt, or platinum. The present inventors have found, through an extensive study, that the crystallization is accelerated by incorporating at least one of the catalytic elements above at a concentration higher than 1×10[0018] 15 cm−3, and preferably, at a concentration of 5×1018 cm−3 or higher.
  • The catalyst materials enumerated above, however, are not favorable for silicon. Accordingly, the concentration thereof are preferably controlled to a level as low as possible. The present inventors have found through the study that the preferred range of the concentration in total is 2×10[0019] 19 cm−3 or lower.
    •  BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. [0020] 1(A) to 1(E) show schematically drawn step sequential cross section structures obtained in a process according to an embodiment of the present invention (Example 1); and
  • FIGS. [0021] 2(A) to 2(E) show schematically drawn step sequential cross section structures obtained in another process according to another embodiment of the present invention (Example 2).
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • As described in the summary, the present inventors have notified the effect of the catalyst element, and have found that the problems of the prior art processes can be overcome by taking advantage of these elements. Accordingly, a process for fabricating a TFT according to an embodiment of the present invention comprises introducing the catalyst elements into silicon which had been rendered amorphous to lower the crystallization temperature, thereby lowering the temperature of activating the doped impurity (i.e., the recrystallization temperature). According to the study of the present inventors, in particular, the crystallization was found to proceed extremely rapidly when catalyst elements were introduced inside silicon by means of ion implantation or ion doping to achieve a uniform distribution. Typically, the crystallization and activation were found to be effected at a temperature of 550° C. or lower. Furthermore, annealing was found to be completed sufficiently within 8 hours, and typically, within 4 hours. [0022]
  • Furthermore, the present invention enables the crystallization of thin films having a thickness as thin as 1,000 Å or less in thickness. This was not possible by a conventional thermal annealing. The present invention provides crystallized film thin films having a thickness as thin as 1,000 Å or even less at a low temperature and within a shorter period of time. A TFT having an active region as thin as 1,000 Å or thinner, and particularly, 500 Å or thinner, not only yields excellent device characteristics, but suffers less defects at the stepped portions of gate insulating film and gate electrodes. It can be seen that those TFTs having thin active region are far advantageous in that they can be produced at high yield. Conventionally, however, these TFTs could be produced only by employing laser annealing in the crystallization process. The present invention allows the application of thermal annealing to the technical field which was conventionally dominated by laser annealing, and greatly increases the product yield. It can be understood therefore that the present invention is of importance. [0023]
  • The present invention is illustrated in greater detail referring to non-limiting examples below. It should be understood, however, that the present invention is not to be construed as being limited thereto. [0024]
    • EXAMPLE 1
  • FIG. 1 shows the cross section view of the step sequential structures obtained by a process according to an embodiment of the present invention. Referring to FIG. 1, a 2,000 Å thick [0025] silicon oxide film 11 was formed by sputtering as a base film on a Corning #7059 glass substrate 10. Then, an intrinsic (I-type) amorphous silicon film 12 was deposited thereon by plasma CVD to a thickness of from 500 to 1,500 Å, for example, to a thickness of 1,500 Å, and a 200 Å thick silicon oxide film 13 was further deposited thereon by sputtering. Subsequently, nickel ions were implanted therein by ion implantation at a dose of from 2×1013 to 2×1014 cm−2, specifically for example, at a dose of 5×1013 cm−2. The resulting amorphous silicon film 12 was found to contain nickel at a concentration of about 5×1018 cm−3. This step can be performed alternatively by adhering a nickel silicide film from 5 to 100 Å in thickness. In such a case, however, the silicon film 13 is preferably not provided. Thus was obtained a structure as shown in FIG. 1(A).
  • The amorphous silicon film was then crystallized by annealing at 550° C. in nitrogen atmosphere for a duration of 4 hours. After annealing, the silicon film was patterned to form an island-[0026] like silicon region 12 a, and a 1,000 Å thick silicon oxide film 14 was deposited thereon by sputtering as a gate insulating film. The sputtering process was performed in an atmosphere containing oxygen and argon at an argon to oxygen ratio of not higher than 0.5, for example, at a ratio of 0.1 or lower, using silicon oxide as the target. The temperature of the substrate during the process was maintained in the range of from 200 to 400° C., for example, at 250° C.
  • Then, a silicon film containing from 0.1 to 2% of phosphorus was deposited by reduced pressure CVD to a thickness of from 3,000 to 8,000 Å, for example, at a thickness of 6,000 Å. Preferably, the steps of depositing the silicon oxide film and the silicon film are performed continuously. The resulting silicon film was patterned to form a [0027] gate electrode 15 as shown in FIG. 1(B).
  • Phosphorus was then introduced as an impurity by plasma doping into the silicon region using the gate electrode as a mask. The doping was performed using phosphine (PH[0028] 3) as the doping gas, and applying an accelerating voltage in the range of from 60 to 90 kV, for example, at 80 kV, to introduce phosphorus at a dose in the range of from 1×1013 to 8×1013 cm−2 Phosphorus in this case was incorporated at a dose of 2×1013 cm−2. In this manner, N- type impurity regions 16 a and 16 b were formed as shown in FIG. 1(C).
  • The resulting substrate was immersed into a citric acid solution at a concentration of from 1 to 5%, and electric current was applied to the gate electrode to allow an [0029] anodic oxide layer 17 to grow on the surface thereof. The anodic oxide film is preferably grown to a thickness of from 1,000 to 5,000 Å, and particularly preferably, in the thickness range of from 2,000 to 3,000 Å. In this case, the anodic oxide film was formed at a thickness of 2,500 Å. Phosphorus as an impurity was introduced into the silicon region by plasma doping, using the gate electrode and the peripheral anodic oxide as the mask. The doping was performed using phosphine (PH3) as the doping gas, and applying an accelerating voltage in the range of from 60 to 90 kV, for example, at 80 kV, to introduce phosphorus at a dose in the range of from 1×1015 to 8×1015 cm−2, specifically for example, at a dose of 2×1015 cm−2. In this manner, N- type impurity regions 18 a and 18 b containing the impurity at high concentration were formed. Furthermore, the previously formed LDD region (lightly doped drain region) was partly left over because the anodic oxide functioned as a mask. Thus was obtained a structure as shown in FIG. 1(D).
  • The resulting structure was annealed at 500° C. for 4 hours in nitrogen gas atmosphere to activate the impurity. The activation is preferably performed at a temperature lower than that at which the previous crystallization was performed. In this manner, the shrinking of substrate can be suppressed to a level as low as possible. The nickel atoms distributed over the entire silicon film allowed the film to recrystallize rapidly even by a low temperature annealing. The [0030] impurity regions 16 a, 16 b, 18 a, and 18 b were activated in this manner. It should be noticed here that the LDD regions are sufficiently activated by the thermal annealing process according to the present invention, because this was not possible by a conventional process employing laser annealing. Furthermore, no jump in crystallinity was found between the impurity region and the activated region.
  • Then, a 6,000 Å thick [0031] silicon oxide film 19 was formed as an interlayer insulator by plasma CVD, and contact holes were formed therein to establish electrodes with interconnections 20 for the source and the drain regions of the TFT, using a multilayered film comprising metallic materials, such as titanium nitride and aluminum. The resulting structure was annealed at 350° C. for 30 minutes in hydrogen atmosphere under a pressure of 1 atm. Thus was implemented a complete thin film transistor as shown in FIG. 1(E).
  • The nickel concentration of the impurity region and the active region of the TFT thus obtained was measured by means of secondary ion mass spectroscopy (SIMS). The impurity region was found to contain nickel at a concentration of from 1×10[0032] 18 to 5×10 18 cm−3.
    • EXAMPLE 2
  • FIG. 2 shows the cross section view of the step sequential structures obtained by a process according to an embodiment of the present invention. Referring to FIG. 2, a 2,000 Å thick [0033] silicon oxide film 22 was formed by sputtering as a base film on a Corning #7059 glass substrate 21. Then, an intrinsic (I-type) amorphous silicon film was deposited thereon by plasma CVD to a thickness of from 500 to 1,500 Å, for example, to a thickness of 500 Å, and was patterned to form an island-like silicon region 23.
  • Then, a 1,000 Å thick [0034] silicon oxide film 24 was deposited as a gate insulating film by plasma CVD using tetraethoxysilane (TEOS; Si(OC2H5)4) and oxygen as the starting materials. Trichloroethylene (C2HCl3) was also added into the starting gas material. Oxygen gas was flown into the chamber at a rate of 400 sccm (standard cubic centimeters per minute) before initiating the film deposition, and plasma was generated inside the chamber while maintaining the chamber at a total pressure 5 Pa and the substrate at a temperature to 300° C., and applying an RF power of 150 W. This state was held for a duration of 10 minutes. Then, silicon oxide film was deposited by introducing oxygen, TEOS, and trichloroethylene into the chamber at a flow rate of 300 sccm, 15 sccm, and 2 sccm, respectively. The substrate temperature, RF power, and the total pressure during the film deposition were maintained at 300° C., 75 W, and 5 Pa, respectively. Upon completion of film deposition, hydrogen gas was introduced into the chamber at such an amount to control the pressure to 100 Torr, to effect hydrogen annealing at 350° C. for 35 minutes.
  • Subsequently, a tantalum film was deposited by sputtering at a thickness of from 3,000 to 8,000 Å, for example, at a thickness of 6,000 Å. Titanium, tungsten, molybdenum, or silicon can be used in the place of tantalum. However, the film must have sufficiently high heat resistance to resist against the later activation treatment. Preferably, the deposition steps of the [0035] silicon oxide film 24 and the tantalum film are performed continuously. The tantalum film was patterned to form a gate electrode 26 having a width (channel length) of from 5 to 20 μm for the TFT. Thus was obtained a structure as shown in FIG. 2 (A).
  • Phosphorus as an impurity was implanted into the silicon region thereafter by plasma doping using the gate electrode as the mask. The doping process was performed using phosphine (PH[0036] 3) as the doping gas and applying an accelerating voltage of 80 kV. Phosphorus in this case was incorporated at a dose of 2×1013 cm−2 In this manner, N- type impurity regions 26 a and 26 b were formed as shown in FIG. 2(B).
  • Then, nickel ions were implanted by ion doping using the gate electrode as a mask. Nickel was introduced at a dose in the range of from 2×10[0037] 13 to 2×1014 cm−2, more specifically, at a dose of 1×1014 cm−2, for example. As a result, the concentration of nickel in the amorphous silicon region 23 was found to be about 1×1019 cm−3. Thus was obtained a structure as shown in FIG. 2(C).
  • The surface of the tantalum interconnection was subjected to anodic oxidation to form an [0038] oxide layer 27 on the surface thereof. The anodic oxidation was performed in an ethylene glycol solution containing from 1 to 5% of tartaric acid. Thus was obtained an oxide layer 2,000 Å in thickness. Phosphorus as an impurity was implanted into the silicon region thereafter again by ion implantation using the gate electrode as the mask. The doping process was performed by applying an accelerating voltage of 80 kV. Phosphorus in this case was incorporated at a dose of 2 ×1015 cm−2. In this manner, N- type impurity regions 28 a and 28 b containing the impurity at high concentration were formed as shown in FIG. 2(D).
  • The resulting structure was annealed at 500° C. for 4 hours in nitrogen gas atmosphere to crystallize the amorphous silicon film and to activate the impurity. Since nickel is implanted in the N-[0039] type impurity regions 28 a and 28 b as well as in 26 a and 26 b, the activation was found to proceed easily by the annealing. No nickel was implanted into the active region under the gate electrode, however, crystallization proceeded because nickel diffused from the impurity region 26. A complete crystallization was found to occur on a channel 10 μm or less in length. However, it was found difficult to achieve complete crystallization on a channel exceeding 10 μm in length. By elevating the temperature of annealing to 550° C., crystallization was found to occur even on a channel 20 μm in length. Accordingly, it was found that crystallization along the transverse direction can be accelerated by elevating the annealing temperature or by increasing the duration of annealing.
  • Then, a 2,000 Å thick [0040] silicon oxide film 29 was formed as an interlayer insulator by plasma CVD using TEOS as the material, and contact holes were formed therein to establish electrodes with interconnections 30 for the source and the drain regions of the TFT, using a multilayered film comprising metallic materials, such as titanium nitride and aluminum. Thus was implemented a complete thin film transistor as shown in FIG. 2(E).
  • The thin film transistor thus fabricated was found to yield an electric field mobility in the range of from 70 to 100 cm[0041] 2/Vs at a gate voltage of 10 V, a threshold voltage of from 2.5 to 4.0 V, and a leak current of 10−13 A or lower upon applying a voltage of −20 V.
  • The process according to the present invention comprises effecting the crystallization of the amorphous silicon film and the activation of the doped impurities within such a short duration of 4 hours and at a low temperature in the range of from 500 to 550° C. In this manner, the throughput can be considerably increased. Furthermore, the process according to the present invention provides a solution to the conventional problem frequently encountered in processes effected at temperatures not lower than 600° C.; i.e., the low product yield attributed to the shrinking of glass substrates. [0042]
  • The above fact signifies that the process according to the present invention allows treating large-area substrates at one time. In other words, the unit cost of a semiconductor circuit (e.g., a matrix circuit) can be considerably lowered by cutting out many substrates from a single large-area substrate treated at one time. It can be seen that the present invention is suitable for mass production, and that it provides devices of improved characteristics. [0043]
  • Among the two examples described herein, particularly the process of the second example is noticeable in that the crystallization of the amorphous silicon film and the activation of the impurities are effected simultaneously. In prior art processes, the activation of the impurities was generally performed after introducing the impurities in a manner similar to that described in Example 1. However, those conventional processes effecting the crystallization and the activation in two steps were not preferred. Not only the steps are doubled, but also a discontinuity of crystal growth generates between the active region formed in the first crystallization step and the source and drain which were recrystallized after introducing the impurities. Such a discontinuity in crystals considerably impaired the device reliability. [0044]
  • It can be seen from the foregoing description that the process according to an embodiment of the present invention, which comprises effecting the crystallization and the activation at the same time is effective not only because it simplifies the process and increases the throughput accordingly, but also because it improves the device reliability by providing crystals having favorable crystallinity. Conclusively, the present invention is greatly contributory to the industry. [0045]
  • While the invention has been described in detail and with reference to specific embodiments thereof, it will be apparent to one skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope thereof. [0046]

Claims (32)

What is claimed is:
1. A method of manufacturing a semiconductor device including at least one thin film transistor having at least source and drain regions, a channel forming region and at least one lightly doped region, said method comprising the steps of:
forming a semiconductor film comprising amorphous silicon on an insulating surface;
providing said semiconductor film with a crystallization promoting material for promoting crystallization of said semiconductor film wherein said crystallization promoting material comprises a metal or a metal compound;
heating said semiconductor film and said crystallization promoting material in order to crystallize said semiconductor film;
selectively introducing a first impurity into the crystallized semiconductor film at a first concentration for forming said at least one lightly doped region;
selectively introducing a second impurity having a same conductivity type as said first impurity into the crystallized semiconductor film at a second concentration for forming said source and drain regions, said second concentration greater than said first concentration;
heating said semiconductor film in order to activate the first and second impurities in said source and drain regions and said at least one lightly doped region.
2. The method according to
claim 1
 wherein said crystallization promoting material is provided by ion implantation.
3. The method according to
claim 1
 wherein the first and second impurities are an N-type impurity.
4. The method according to
claim 1
 wherein the first impurity is introduced at a dose of 1×1013to 8×1013 cm−2.
5. The method according to
claim 1
 wherein the second impurity is introduced at a dose of 1×1015 to 8×1015 Cm−2.
6. The method according to
claim 1
 wherein the heating for annealing the first and second impurities is conducted at about 500° C.
7. The method according to
claim 1
 further comprising a step of annealing the semiconductor film in a hydrogen atmosphere after the heating for activating the impurities.
8. The method according to
claim 1
 wherein said metal is selected from the group consisting of nickel, iron, cobalt and platinum.
9. The method according to
claim 1
 wherein said crystallization promoting material is provided in the form of a coating.
10. The method according to
claim 1
 wherein a concentration of said metal in the crystallized semiconductor film is 2×1019 or lower.
11. A method of manufacturing a semiconductor device including at least one thin film transistor, said method comprising the steps of:
forming a semiconductor film comprising amorphous silicon on an insulating surface;
providing said semiconductor film with a crystallization promoting material for promoting crystallization of said semiconductor film wherein said crystallization promoting material comprises a metal or a metal compound;
heating said semiconductor film and said crystallization promoting material in order to crystallize said semiconductor film;
forming a first mask over a channel forming region of the crystallized semiconductor film;
introducing a first impurity into the crystallized semiconductor film at a first concentration by using said first mask to form a pair of lightly doped regions;
forming a second mask over the crystallized semiconductor film wherein said second mask covers said channel forming region and a portion of said lightly doped regions;
introducing a second impurity of a same conductivity type as said first impurity into the crystallized semiconductor film at a second concentration greater than said first concentration by using said second mask to form source and drain regions with said portion of the lightly doped regions interposed between said channel forming region and said source and drain regions; and
heating said semiconductor film in order to activate the first and second impurities in said source and drain regions and said lightly doped regions.
12. The method according to
claim 11
 wherein the first and second impurities are an N-type impurity.
13. The method according to
claim 11
 wherein a concentration of said metal in the crystallized semiconductor film is 2×1019 or lower.
14. A method of manufacturing a semiconductor device including at least one thin film transistor having at least source and drain regions, a channel forming region and at least one lightly doped region, said method comprising the steps of:
forming a semiconductor film comprising amorphous silicon on an insulating surface;
providing said semiconductor film with a crystallization promoting material for promoting crystallization of said semiconductor film wherein said crystallization promoting material comprises a metal or a metal compound;
heating said semiconductor film and said crystallization promoting material in order to crystallize said semiconductor film;
patterning the crystallized semiconductor film into at least one semiconductor island;
selectively introducing a first impurity into said semiconductor island at a first concentration for forming said at least one lightly doped region;
selectively introducing a second impurity of a same conductivity type as said first impurity into said semiconductor island at a second concentration, said second concentration greater than said first concentration for forming said source and drain regions; and
heating said semiconductor island in order to activate the first and second impurities in said source and drain regions and said at least one lightly doped region.
15. The method according to
claim 14
 wherein the first and second impurities are an N-type impurity.
16. The method according to
claim 14
 wherein a concentration of said metal in the crystallized semiconductor film is 2×1019 or lower.
17. A method of manufacturing a semiconductor device including at least one thin film transistor, said method comprising the steps of:
forming a semiconductor film comprising amorphous silicon on an insulating surface;
providing said semiconductor film with a crystallization promoting material for promoting crystallization of said semiconductor film wherein said crystallization promoting material comprises a metal or a metal compound;
heating said semiconductor film and said crystallization promoting material in order to crystallize said semiconductor film;
patterning the crystallized semiconductor film into at least one semiconductor island;
forming a first mask over a channel forming region of the semiconductor island;
introducing a first impurity into the semiconductor island at a first concentration by using said first mask to form a pair of lightly doped regions;
forming a second mask over the semiconductor island wherein said second mask covers said channel forming region and a portion of said lightly doped regions;
introducing a second impurity of a same conductivity type as said first impurity into the semiconductor island at a second concentration greater than said first concentration by using said second mask to form source and drain regions with said portion of the lightly doped regions interposed between said channel forming region and said source and drain regions; and
heating said semiconductor film in order to activate the first and second impurities in said source and drain regions and said lightly doped regions.
18. The method according to
claim 17
 wherein the first and second impurities are an N-type impurity.
19. The method according to
claim 17
 wherein a concentration of said metal in the crystallized semiconductor film is 2×1019 or lower.
20. A method of manufacturing a semiconductor device including at least one thin film transistor, said method comprising the steps of:
forming a semiconductor film comprising amorphous silicon on an insulating surface;
providing said semiconductor film with a crystallization promoting material for promoting crystallization of said semiconductor film wherein said crystallization promoting material comprises a metal or a metal compound;
heating said semiconductor film and said crystallization promoting material in order to crystallize said semiconductor film;
patterning the crystallized semiconductor film into at least one semiconductor island;
forming a gate insulating film on said semiconductor island;
forming a first mask over a channel forming region of the semiconductor island;
introducing a first impurity into the semiconductor island at a first concentration by using said first mask to form a pair of lightly doped regions;
forming a second mask over the channel forming region of the semiconductor island wherein said second mask constitutes a gate electrode of said thin film transistor and extends over a portion of said lightly doped regions;
introducing a second impurity of a same conductivity type as said first impurity into the semiconductor island at a second concentration greater than said first concentration by using said second mask to form source and drain regions with said portion of the lightly doped regions interposed between said channel forming region and said source and drain regions; and
heating said semiconductor film in order to activate the first and second impurities in said source and drain regions and said lightly doped regions.
21. The method according to
claim 20
 wherein the first and second impurities are an N-type impurity.
22. The method according to
claim 20
 wherein a concentration of said metal in the crystallized semiconductor film is 2×1019 or lower.
23. A method of manufacturing a semiconductor device including at least one thin film transistor, said method comprising the steps of:
forming a semiconductor film comprising amorphous silicon on an insulating surface;
providing said semiconductor film with a crystallization promoting material for promoting crystallization of said semiconductor film wherein said crystallization promoting material comprises a metal or a metal compound;
heating said semiconductor film and said crystallization promoting material in order to crystallize said semiconductor film;
patterning the crystallized semiconductor film into at least one semiconductor island;
forming a gate insulating film on said semiconductor island;
forming a conductive film over a channel forming region of the semiconductor island for forming a gate electrode;
introducing a first impurity into the semiconductor island at a first concentration by using said conductive film as a mask;
forming a pair of side wall insulators on side surfaces of said conductive film;
introducing a second impurity of a same conductivity type as said first impurity into the semiconductor island at a second concentration greater than said first concentration by using the conductive film and the side wall insulators as a mask, thereby, defining source and drain regions, a pair of lightly doped regions and a channel forming region in said semiconductor island;and
heating said semiconductor film in order to activate the first and second impurities in said semiconductor island.
24. The method according to
claim 23
 wherein said pair of side wall insulators are formed by anodically oxidizing the surface of said conductive film.
25. A method of manufacturing a semiconductor device including at least one thin film transistor having at least source and drain regions, a channel forming region and at least one lightly doped region, said method comprising the steps of:
forming a semiconductor film comprising amorphous silicon on an insulating surface;
providing said semiconductor film with a crystallization promoting material for promoting crystallization of said semiconductor film wherein said crystallization promoting material comprises a metal or a metal compound;
heating said semiconductor film and said crystallization promoting material in order to crystallize said semiconductor film;
selectively introducing phosphorus into the crystallized semiconductor film at a first concentration for forming said at least one lightly doped region;
selectively introducing phosphorus into the crystallized semiconductor film at a second concentration for forming said source and drain regions, said second concentration greater than said first concentration;
heating said semiconductor film in order to activate the introduced phosphorus in said source and drain regions and said at least one lightly doped region.
26. The method according to
claim 25
 wherein the phosphorus is introduced into said lightly doped region at a dose of 1×1013 to 8×1013 cm−2.
27. The method according to
claim 25
 wherein the phosphorus is introduced into said source and drain regions at a dose of 1×1015 to 8×1015 cm−2.
28. A method of manufacturing a semiconductor device including at least one thin film transistor, said method comprising the steps of:
forming a semiconductor film comprising amorphous silicon on an insulating surface;
providing said semiconductor film with a crystallization promoting material for promoting crystallization of said semiconductor film wherein said crystallization promoting material comprises a metal or a metal compound;
heating said semiconductor film and said crystallization promoting material in order to crystallize said semiconductor film;
forming a first mask over a channel forming region of the crystallized semiconductor film;
introducing phosphorus by plasma doping into the crystallized semiconductor film at a first concentration by using said first mask to form a pair of lightly doped regions;
forming a second mask over the crystallized semiconductor film wherein said second mask covers said channel forming region and a portion of said lightly doped regions;
introducing phosphorus into the crystallized semiconductor film by plasma doping at a second concentration greater than said first concentration by using said second mask to form source and drain regions with said portion of the lightly doped regions interposed between said channel forming region and said source and drain regions; and
heating said semiconductor film in order to activate the introduced phosphorus in said source and drain regions and said lightly doped regions.
29. A method of manufacturing a semiconductor device including at least one thin film transistor having at least source and drain regions, a channel forming region and at least one lightly doped region, said method comprising the steps of:
forming a semiconductor film comprising amorphous silicon on an insulating surface;
providing said semiconductor film with a crystallization promoting material for promoting crystallization of said semiconductor film wherein said crystallization promoting material comprises a metal or a metal compound;
heating said semiconductor film and said crystallization promoting material in order to crystallize said semiconductor film;
patterning the crystallized semiconductor film into at least one semiconductor island;
selectively introducing phosphorus into said semiconductor island by plasma doping at a first concentration for forming said at least one lightly doped region;
selectively introducing phosphorus into said semiconductor island by plasma doping at a second concentration, said second concentration greater than said first concentration for forming said source and drain regions; and
heating said semiconductor island in order to activate the introduced phosphorus in said source and drain regions and said at least one lightly doped region.
30. A method of manufacturing a semiconductor device including at least one thin film transistor, said method comprising the steps of:
forming a semiconductor film comprising amorphous silicon on an insulating surface;
providing said semiconductor film with a crystallization promoting material for promoting crystallization of said semiconductor film wherein said crystallization promoting material comprises a metal or a metal compound;
heating said semiconductor film and said crystallization promoting material in order to crystallize said semiconductor film;
patterning the crystallized semiconductor film into at least one semiconductor island;
forming a first mask over a channel forming region of the semiconductor island;
introducing phosphorus into the semiconductor island at a first concentration by using said first mask to form a pair of lightly doped regions;
forming a second mask over the semiconductor island wherein said second mask covers said channel forming region and a portion of said lightly doped regions;
introducing phosphorus into the semiconductor island at a second concentration greater than said first concentration by using said second mask to form source and drain regions with said portion of the lightly doped regions interposed between said channel forming region and said source and drain regions; and
heating said semiconductor film in order to activate the introduced phosphorus in said source and drain regions and said lightly doped regions.
31. A method of manufacturing a semiconductor device including at least one thin film transistor, said method comprising the steps of:
forming a semiconductor film comprising amorphous silicon on an insulating surface;
providing said semiconductor film with a crystallization promoting material for promoting crystallization of said semiconductor film wherein said crystallization promoting material comprises a metal or a metal compound;
heating said semiconductor film and said crystallization promoting material in order to crystallize said semiconductor film;
patterning the crystallized semiconductor film into at least one semiconductor island;
forming a gate insulating film on said semiconductor island;
forming a first mask over a channel forming region of the semiconductor island;
introducing phosphorus into the semiconductor island at a first concentration by using said first mask to form a pair of lightly doped regions;
forming a second mask over the channel forming region of the semiconductor island wherein said second mask constitutes a gate electrode of said thin film transistor and extends over a portion of said lightly doped regions;
introducing phosphorus into the semiconductor island at a second concentration greater than said first concentration by using said second mask to form source and drain regions with said portion of the lightly doped regions interposed between said channel forming region and said source and drain regions; and
heating said semiconductor film in order to activate the introduced phosphorus in said source and drain regions and said lightly doped regions.
32. A method of manufacturing a semiconductor device including at least one thin film transistor, said method comprising the steps of:
forming a semiconductor film comprising amorphous silicon on an insulating surface;
providing said semiconductor film with a crystallization promoting material for promoting crystallization of said semiconductor film wherein said crystallization promoting material comprises a metal or a metal compound;
heating said semiconductor film and said crystallization promoting material in order to crystallize said semiconductor film;
patterning the crystallized semiconductor film into at least one semiconductor island;
forming a gate insulating film on said semiconductor island;
forming a conductive film over a channel forming region of the semiconductor island for forming a gate electrode;
introducing phosphorus into the semiconductor island at a first concentration by using said conductive film as a mask;
forming a pair of side wall insulators on side surfaces of said conductive film;
introducing phosphorus into the semiconductor island at a second concentration greater than said first concentration by using the conductive film and the side wall insulators as a mask, thereby, defining source and drain regions, a pair of lightly doped regions and a channel forming region in said semiconductor island; and
heating said semiconductor film in order to activate the introduced phosphorus in said source and drain regions and said lightly doped regions.
US09/295,398 1993-03-22 1999-04-21 Transistor device and method of forming the same Expired - Fee Related US6346486B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/295,398 US6346486B2 (en) 1993-03-22 1999-04-21 Transistor device and method of forming the same

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
JP8674893 1993-03-22
JP5-86748 1993-03-22
JP05123694A JP3535205B2 (en) 1993-03-22 1994-02-23 Method for manufacturing thin film transistor
JP6-51236 1994-02-23
US21076494A 1994-03-21 1994-03-21
US55664295A 1995-11-13 1995-11-13
US08/889,760 US5946560A (en) 1993-03-22 1997-07-10 Transistor and method of forming the same
US09/295,398 US6346486B2 (en) 1993-03-22 1999-04-21 Transistor device and method of forming the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/889,760 Division US5946560A (en) 1993-03-22 1997-07-10 Transistor and method of forming the same

Publications (2)

Publication Number Publication Date
US20010053613A1 true US20010053613A1 (en) 2001-12-20
US6346486B2 US6346486B2 (en) 2002-02-12

Family

ID=26391769

Family Applications (3)

Application Number Title Priority Date Filing Date
US08/881,257 Expired - Lifetime US6028326A (en) 1993-03-22 1997-06-24 Thin film transistor including a catalytic element for promoting crystallization of a semiconductor film
US08/889,760 Expired - Lifetime US5946560A (en) 1993-03-22 1997-07-10 Transistor and method of forming the same
US09/295,398 Expired - Fee Related US6346486B2 (en) 1993-03-22 1999-04-21 Transistor device and method of forming the same

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US08/881,257 Expired - Lifetime US6028326A (en) 1993-03-22 1997-06-24 Thin film transistor including a catalytic element for promoting crystallization of a semiconductor film
US08/889,760 Expired - Lifetime US5946560A (en) 1993-03-22 1997-07-10 Transistor and method of forming the same

Country Status (2)

Country Link
US (3) US6028326A (en)
JP (1) JP3535205B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6635900B1 (en) 1995-06-01 2003-10-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor film having a single-crystal like region with no grain boundary
US20060130939A1 (en) * 2002-11-08 2006-06-22 Jin Jang Phase transition method of amorphous material using cap layer

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3535205B2 (en) 1993-03-22 2004-06-07 株式会社半導体エネルギー研究所 Method for manufacturing thin film transistor
JP3190520B2 (en) 1994-06-14 2001-07-23 株式会社半導体エネルギー研究所 Semiconductor device and manufacturing method thereof
US6300659B1 (en) 1994-09-30 2001-10-09 Semiconductor Energy Laboratory Co., Ltd. Thin-film transistor and fabrication method for same
JPH0927452A (en) * 1995-07-12 1997-01-28 Semiconductor Energy Lab Co Ltd Manufacture of semiconductor device
US5977559A (en) * 1995-09-29 1999-11-02 Semiconductor Energy Laboratory Co., Ltd. Thin-film transistor having a catalyst element in its active regions
JP3306300B2 (en) * 1996-06-20 2002-07-24 三洋電機株式会社 Laser annealing method for semiconductor film
JPH10228248A (en) * 1996-12-09 1998-08-25 Semiconductor Energy Lab Co Ltd Active matrix display device and its manufacture
JP3544280B2 (en) 1997-03-27 2004-07-21 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP3376247B2 (en) * 1997-05-30 2003-02-10 株式会社半導体エネルギー研究所 Thin film transistor and semiconductor device using thin film transistor
US6541793B2 (en) 1997-05-30 2003-04-01 Semiconductor Energy Laboratory Co., Ltd. Thin-film transistor and semiconductor device using thin-film transistors
JP3844561B2 (en) * 1997-06-10 2006-11-15 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6501094B1 (en) * 1997-06-11 2002-12-31 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising a bottom gate type thin film transistor
US6888750B2 (en) * 2000-04-28 2005-05-03 Matrix Semiconductor, Inc. Nonvolatile memory on SOI and compound semiconductor substrates and method of fabrication
KR100821456B1 (en) 2000-08-14 2008-04-11 샌디스크 쓰리디 엘엘씨 Dense arrays and charge storage devices, and methods for making same
US6897514B2 (en) * 2001-03-28 2005-05-24 Matrix Semiconductor, Inc. Two mask floating gate EEPROM and method of making
JP5038560B2 (en) * 2001-08-01 2012-10-03 ゲットナー・ファンデーション・エルエルシー FIELD EFFECT TRANSISTOR AND ITS MANUFACTURING METHOD, AND LIQUID CRYSTAL DISPLAY DEVICE USING THE TRANSISTOR AND ITS MANUFACTURING METHOD
US6841813B2 (en) * 2001-08-13 2005-01-11 Matrix Semiconductor, Inc. TFT mask ROM and method for making same
US6593624B2 (en) 2001-09-25 2003-07-15 Matrix Semiconductor, Inc. Thin film transistors with vertically offset drain regions
US6815781B2 (en) * 2001-09-25 2004-11-09 Matrix Semiconductor, Inc. Inverted staggered thin film transistor with salicided source/drain structures and method of making same
US7212928B2 (en) * 2002-09-06 2007-05-01 Invensys Systems, Inc. Multi-measurement vortex flow meter
KR100558284B1 (en) * 2003-12-24 2006-03-10 한국전자통신연구원 Crystallizing/Activating Method Of Polysilicon Layer And Thin Film Transistor Usinf The Same
US7131294B2 (en) * 2004-01-13 2006-11-07 Tecumseh Products Company Method and apparatus for control of carbon dioxide gas cooler pressure by use of a capillary tube
TWI366218B (en) * 2004-06-01 2012-06-11 Semiconductor Energy Lab Method for manufacturing semiconductor device
WO2007142163A1 (en) * 2006-06-09 2007-12-13 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
JP6053098B2 (en) 2011-03-28 2016-12-27 株式会社半導体エネルギー研究所 Semiconductor device
US9627395B2 (en) 2015-02-11 2017-04-18 Sandisk Technologies Llc Enhanced channel mobility three-dimensional memory structure and method of making thereof
US9478495B1 (en) 2015-10-26 2016-10-25 Sandisk Technologies Llc Three dimensional memory device containing aluminum source contact via structure and method of making thereof

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4231809A (en) * 1979-05-25 1980-11-04 Bell Telephone Laboratories, Incorporated Method of removing impurity metals from semiconductor devices
JPH0693509B2 (en) * 1983-08-26 1994-11-16 シャープ株式会社 Thin film transistor
JPH02140915A (en) * 1988-11-22 1990-05-30 Seiko Epson Corp Manufacture of semiconductor device
DE69033153T2 (en) * 1989-03-31 1999-11-11 Canon Kk Method for producing a semiconductor thin film and semiconductor thin film produced therewith
DE69127395T2 (en) * 1990-05-11 1998-01-02 Asahi Glass Co Ltd Method of manufacturing a thin film transistor with polycrystalline semiconductor
US5147826A (en) * 1990-08-06 1992-09-15 The Pennsylvania Research Corporation Low temperature crystallization and pattering of amorphous silicon films
US5112764A (en) * 1990-09-04 1992-05-12 North American Philips Corporation Method for the fabrication of low leakage polysilicon thin film transistors
JP2838318B2 (en) * 1990-11-30 1998-12-16 株式会社半導体エネルギー研究所 Photosensitive device and manufacturing method thereof
JP2794678B2 (en) * 1991-08-26 1998-09-10 株式会社 半導体エネルギー研究所 Insulated gate semiconductor device and method of manufacturing the same
US5254480A (en) * 1992-02-20 1993-10-19 Minnesota Mining And Manufacturing Company Process for producing a large area solid state radiation detector
US5576556A (en) * 1993-08-20 1996-11-19 Semiconductor Energy Laboratory Co., Ltd. Thin film semiconductor device with gate metal oxide and sidewall spacer
TW226478B (en) * 1992-12-04 1994-07-11 Semiconductor Energy Res Co Ltd Semiconductor device and method for manufacturing the same
US5843225A (en) 1993-02-03 1998-12-01 Semiconductor Energy Laboratory Co., Ltd. Process for fabricating semiconductor and process for fabricating semiconductor device
US5275851A (en) * 1993-03-03 1994-01-04 The Penn State Research Foundation Low temperature crystallization and patterning of amorphous silicon films on electrically insulating substrates
JP3637069B2 (en) * 1993-03-12 2005-04-06 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
TW241377B (en) * 1993-03-12 1995-02-21 Semiconductor Energy Res Co Ltd
TW278219B (en) * 1993-03-12 1996-06-11 Handotai Energy Kenkyusho Kk
JP3359689B2 (en) * 1993-03-12 2002-12-24 株式会社半導体エネルギー研究所 Semiconductor circuit and manufacturing method thereof
JP3369244B2 (en) * 1993-03-12 2003-01-20 株式会社半導体エネルギー研究所 Thin film transistor
JP3137797B2 (en) * 1993-03-12 2001-02-26 株式会社半導体エネルギー研究所 Thin film transistor and manufacturing method thereof
JP3193803B2 (en) * 1993-03-12 2001-07-30 株式会社半導体エネルギー研究所 Manufacturing method of semiconductor element
JP3535205B2 (en) * 1993-03-22 2004-06-07 株式会社半導体エネルギー研究所 Method for manufacturing thin film transistor
US5501989A (en) * 1993-03-22 1996-03-26 Semiconductor Energy Laboratory Co., Ltd. Method of making semiconductor device/circuit having at least partially crystallized semiconductor layer
US5481121A (en) * 1993-05-26 1996-01-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having improved crystal orientation
US5488000A (en) * 1993-06-22 1996-01-30 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating a thin film transistor using a nickel silicide layer to promote crystallization of the amorphous silicon layer
TW369686B (en) * 1993-07-27 1999-09-11 Semiconductor Energy Lab Corp Semiconductor device and process for fabricating the same
JP2762215B2 (en) * 1993-08-12 1998-06-04 株式会社半導体エネルギー研究所 Method for manufacturing thin film transistor and semiconductor device
JP2814049B2 (en) * 1993-08-27 1998-10-22 株式会社半導体エネルギー研究所 Semiconductor device and manufacturing method thereof
TW272319B (en) * 1993-12-20 1996-03-11 Sharp Kk
JP3192546B2 (en) * 1994-04-15 2001-07-30 シャープ株式会社 Semiconductor device and method of manufacturing the same
US5953635A (en) * 1996-12-19 1999-09-14 Intel Corporation Interlayer dielectric with a composite dielectric stack

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6635900B1 (en) 1995-06-01 2003-10-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor film having a single-crystal like region with no grain boundary
US20060130939A1 (en) * 2002-11-08 2006-06-22 Jin Jang Phase transition method of amorphous material using cap layer
US7618852B2 (en) * 2002-11-08 2009-11-17 Silicon Display Technology Co., Ltd. Phase transition method of amorphous material using cap layer

Also Published As

Publication number Publication date
JP3535205B2 (en) 2004-06-07
US6028326A (en) 2000-02-22
US6346486B2 (en) 2002-02-12
JPH06333951A (en) 1994-12-02
US5946560A (en) 1999-08-31

Similar Documents

Publication Publication Date Title
US6346486B2 (en) Transistor device and method of forming the same
US5646424A (en) Transistor device employing crystallization catalyst
US6261875B1 (en) Transistor and process for fabricating the same
US5677549A (en) Semiconductor device having a plurality of crystalline thin film transistors
US5858823A (en) Semiconductor circuit for electro-optical device and method of manufacturing the same
US6169292B1 (en) Thin film type monolithic semiconductor device
US5595923A (en) Method of forming a thin film transistor
JP3869189B2 (en) Method for manufacturing thin film transistor
US20040262606A1 (en) Semiconductor device and method for forming the same
JP3369244B2 (en) Thin film transistor
JP3059337B2 (en) Semiconductor device and manufacturing method thereof
US5770486A (en) Method of forming a transistor with an LDD structure
JP3359691B2 (en) Method for manufacturing thin film transistor
JP3535465B2 (en) Method for manufacturing semiconductor device
JP3181901B2 (en) Thin film transistor
JP3333489B2 (en) Method for manufacturing thin film transistor
JP3181817B2 (en) Thin film transistor
JPH0831737A (en) Semiconductor device and manufacture thereof
JP3535463B2 (en) Method for manufacturing semiconductor circuit
JP3369530B2 (en) Method for manufacturing thin film transistor
JP2002134527A (en) Thin-film transistor
JP2000269502A (en) Semiconductor device
JP2000269517A (en) Manufacture for semiconductor device

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20140212