US20010008781A1 - Method for forming a TFT in a liquid crystal display - Google Patents
Method for forming a TFT in a liquid crystal display Download PDFInfo
- Publication number
- US20010008781A1 US20010008781A1 US09/793,541 US79354101A US2001008781A1 US 20010008781 A1 US20010008781 A1 US 20010008781A1 US 79354101 A US79354101 A US 79354101A US 2001008781 A1 US2001008781 A1 US 2001008781A1
- Authority
- US
- United States
- Prior art keywords
- forming
- pattern
- gate
- layer
- area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 40
- 239000004973 liquid crystal related substance Substances 0.000 title description 5
- 238000005530 etching Methods 0.000 claims abstract description 20
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 20
- 239000007943 implant Substances 0.000 claims abstract description 12
- 238000000206 photolithography Methods 0.000 claims abstract description 7
- 229920002120 photoresistant polymer Polymers 0.000 claims description 51
- 239000012535 impurity Substances 0.000 claims description 25
- 238000009413 insulation Methods 0.000 claims description 23
- 239000000758 substrate Substances 0.000 claims description 23
- 230000008569 process Effects 0.000 claims description 20
- 239000011521 glass Substances 0.000 claims description 16
- 238000005224 laser annealing Methods 0.000 claims description 13
- 239000000463 material Substances 0.000 claims description 12
- 238000000059 patterning Methods 0.000 claims description 7
- 230000003213 activating effect Effects 0.000 claims 4
- 238000005468 ion implantation Methods 0.000 abstract description 15
- 230000000873 masking effect Effects 0.000 abstract 1
- 238000002513 implantation Methods 0.000 description 22
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 229910021417 amorphous silicon Inorganic materials 0.000 description 8
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 6
- 230000004888 barrier function Effects 0.000 description 6
- 239000010408 film Substances 0.000 description 6
- 238000002955 isolation Methods 0.000 description 6
- 230000008901 benefit Effects 0.000 description 5
- 238000000151 deposition Methods 0.000 description 5
- 150000002500 ions Chemical class 0.000 description 5
- 239000010409 thin film Substances 0.000 description 5
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 229910052681 coesite Inorganic materials 0.000 description 4
- 229910052906 cristobalite Inorganic materials 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 229910052682 stishovite Inorganic materials 0.000 description 4
- 229910052905 tridymite Inorganic materials 0.000 description 4
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 229910017604 nitric acid Inorganic materials 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000004913 activation Effects 0.000 description 2
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 208000022010 Lhermitte-Duclos disease Diseases 0.000 description 1
- -1 ammonium nitride Chemical class 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000007921 spray Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
- H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
Definitions
- This invention is generally related to a process for fabricating a Thin Film Transistor (TFT) in a Liquid Crystal Display (LCD). Especially, this invention is related to a TFT composed of polycrystalline silicon and having an off-set area or a lightly doped drain (LDD) structure.
- TFT Thin Film Transistor
- LCD Liquid Crystal Display
- An LCD is comprised of two substrates with liquid crystals interjected therebetween.
- An LCD is controlled by applying voltages to electrodes formed on the inside surface of substrates. It displays images by controlling the transmission and interception of lights, taking advantage of the relationship between the alignment of the liquid crystal layer and a polarizor.
- the liquid crystal layer's alignment is controlled by the electric field applied through the TFT.
- An LCD employs a retardation film, a reflecting plate and color filters for its image display. A lot of efforts are devoted for a better LCD in improving a polarizer, an alignment layer, an electrode composition, a glass substrate and a rubbing technique.
- a pixel circuit, a display unit of LCD, is controlled by a transistor made of a semiconductor thin film on a glass substrate.
- TFT LCDs can be categorized into two types by characteristics of the semiconductor thin film.
- One type is an amorphous Si type TFT and the other is a polycrystalline Si type TFT.
- Amorphous Si type TFT has advantages that it can be formed at a low temperature, while having disadvantages that it has a lower carrier mobility.
- an amorphous Si type TFT is used for a switch transistor of a pixel circuit. This means that a driver circuit , which needs a higher carrier mobility, should be fabricated in a separate polycrystalline silicon process, resulting in a cost increase.
- Polycrystalline Si has a high carrier mobility necessary for a driver circuit, so it can be used for both a driver circuit and a pixel circuit if a high temperature in fabricating a polycrystalline Si layer is not a problem.
- a polycrystalline Si structure would decrease the power consumption and the manufacturing costs.
- polycrystalline Si layer requires an additional step of the laser annealing of an amorphous Si layer and may not maintain a sufficient electric field in the pixel region because the high carrier mobility renders an excessive off current flow when the TFT is turned off.
- FIG. 1 shows a vertical section of a conventional thin film transistor.
- An insulation layer ( 100 ) as a buffer layer lies on the substrate ( 10 ).
- An active area ( 200 ) formed of a semiconductor film lies on the insulation layer and a gate insulation layer ( 300 ) lies on the active area.
- Gate ( 410 ) lies on the gate isolation layer over the center of the active area.
- Source area and drain area ( 211 , 213 ) are formed in an active area using the gate as implantation mask.
- the challenges in manufacturing a polycrystalline Si type LCD having a driver circuit and a pixel circuit on the same glass substrate are how to form a barrier structure in an N-channel TFT; how to mask the P,N ion implantation; and how to minimize the process steps.
- a conventionally used ion implantation mask is a photo resist pattern, a spacer around the gate, or an oxidized gate metal edge.
- a photoresist pattern as an ion implantation mask renders aligning difficulties, and is not cost effective.
- a photo resist pattern may not stand out the heat generated during the high energy ion implantation.
- a spacer requires an extra deposition and an etch-back of CVD (Chemical Vapor Deposition) layer.
- CVD Chemical Vapor Deposition
- Using an oxidized gate metal edge requires an additional mask in order to prevent other areas from oxidation.
- the device may be partially damaged during the anisotropic dry etching and extra oxidation process.
- an LDD or an off-set structure that prevents the off-current while reducing the number of photolithography steps.
- a Si layer is laid on a glass substrate.
- An active area is formed by patterning the Si layer and a gate insulation layer is formed over the active area.
- Upper gate film and lower gate film are laid on the gate insulation layer and patterned to form a gate pattern of which lower gate pattern is narrower than the upper gate pattern. Source and drain regions, are ion-implanted using upper gate pattern as an implantation mask and then upper gate pattern is removed.
- the off-set area is an active area that is not implanted during the iron-implantation and is defined by the size of skew that is a width difference between the upper gate pattern and the lower gate pattern.
- the size of the off-set area is usually limited because of the increased resistivity.
- An LDD is formed by a low dose implantation after removing upper gate layer. The LDD functions as a barrier structure against the off-current and also prevents the off-set area's high resistivity problem.
- the gate pattern can be undercut at the lower gate pattern by using a wet etchant having a high selectivity against the lower gate material.
- the etching step can be divided into two steps for each gate material to obtain a more accurate skew control.
- the etchant speed must be controlled in order to form a adequately skewed undercut in the lower gate pattern.
- a polycrystalline Si active area is formed and patterned on a glass substrate.
- the following steps of forming an insulation layer on the active area, forming a lower gate layer and a upper gate layer on the insulation area, forming an upper gate pattern and an undercut lower gate pattern at the center of active area, are similar to the first aspect of the present invention. But, in the ion implantation, the low density ions are implanted first using the upper gate pattern as implant mask.
- a Si layer is laid on a glass substrate.
- An active area is formed by patterning the Si layer.
- a gate insulation layer is laid on the active area and a lower gate layer is formed on the gate insulation layer.
- the lower gate layer is patterned leaving N-channel TFT area and P-channel gate area, then P-type impurity is implanted using the lower gate pattern as implantation mask.
- Upper gate layer is deposited and etched using a photo mask, leaving P-channel TFT area and N-channel gate area, and then the lower gate layer is etched using the upper gate layer as etch mask in N-channel TFT area, after which N-type impurity is implanted.
- the upper gate pattern is removed after ion implantation.
- an LDD is formed in this embodiment if a low energy N-type implantation step is added and the etchant for the gate layer has a high selectivity against the lower gate material.
- the off-set structure of N-channel transistor is formed by a self aligning method. This may decrease the photolithography steps and align the pattern easily. Furthermore, an extra implantation mask is not necessary.
- the third aspect of the present invention provides a protection mechanism against ion implantation without an additional step and without damaging photoresist layers.
- FIG. 1 shows a vertical section of a conventional thin film transistor.
- FIGS. 2 a through 2 h illustrate process sequences of a first embodiment of the present invention.
- FIGS. 3 a through 3 j illustrate process sequences of a second embodiment of the present invention.
- FIG. 4 illustrates the laser scattering around the gate pattern, resulting in a non activation area.
- FIGS. 5 a and 5 b illustrate an additional process to solve the scattering problem.
- FIGS. 6 a through 6 e illustrate process sequences of a third embodiment of second aspect of the present invention.
- FIGS. 7 a through 7 e illustrate process sequences of a fourth embodiment of the present invention.
- a polycrystalline Si type TFT having an off-set area First, an isolation buffer layer ( 100 ) of SiO 2 is formed about 3,000 ⁇ thick on a transparent glass substrate ( 10 ). (FIG. 2 a ) Then an amorphous Si layer of 500 ⁇ 800 ⁇ ( 200 ) is laid on the isolation buffer layer. (FIG. 2 b ) The amorphous Si ( 200 ) is poly-crystalized by laser annealing and patterned to form an active area ( 210 ). (FIG. 2 c ) A SiO 2 isolation film of 1,000 ⁇ thickness is deposited to form a gate insulation layer ( 300 ).
- gate layers can be formed of high selectivity materials like Al/Cr, Cr/Al and Cr/ITO or low selectivity materials, such as Al/Mo, Mo/Al and Mo/ITO that have a low selectivity against Al etchant and ITO etchant.
- a photoresist pattern ( 520 ) is patterned for wet etching the upper gate layer ( 40 ) and the lower gate layer ( 400 ) to form a gate electrode ( 410 , 41 ) having an upper gate pattern and an undercut lower gate pattern.
- upper gate pattern ( 41 ) is formed first by etchant having a high etching ratio against the upper gate layer using the photoresist pattern as etch mask, and the lower gate pattern ( 410 ) is formed by another etchant having a high etching ratio against the lower gate layer and a low etching ratio against the upper gate layer using the upper gate pattern as etch mask.
- etchants usually composed of phosphoric acid, nitric acid and acetic acid can be used for Al layers.
- Cr layers can be used also commercially available etchants composed of nitric acid and ceric ammonium nitride (C.A.N).
- both of the gate layers can be etched by using an etchant that can etch both gate materials in a spray and a dipping method. After the upper gate etching is almost finished, the lower gate layer starts to be etched and the isotropic etching forms an undercut.
- Al etchant which is a solution of phosphoric acid, nitric acid and acetic acid
- both of the gate layers can be etched by using an etchant that can etch both gate materials in a spray and a dipping method.
- the lower gate layer starts to be etched and the isotropic etching forms an undercut.
- the upper gate layer is Mo and the lower gate layer is Al.
- an LDD 215
- an LDD 215
- the lower gate pattern 410
- FIG. 2 h Now it is described how to form an N-channel transistor in the pixel circuit, and an N-channel transistor as well as a P-channel transistor in the driving circuit at the same time on the glass substrate.
- FIGS. 3 a ⁇ 3 j show the cross-section of TFT areas according to the TFT formation sequence.
- First buffer layer ( 100 ) is formed by deposition of SiO 2 on a glass substrate ( 10 ). Then, polycrystalline Si active areas ( 210 , 220 , 230 ) that will be an N-channel TFT of the pixel circuit, an N-channel TFT and a P-channel TFT of the driver circuit are formed. This active area is formed on a buffer layer ( 100 ) by depositing low temperature CVD amorphous silicon, then poly-crystallizing it by laser annealing and patterning it by a photolithography step.
- a gate insulation layer ( 300 ) made of SiO 2 (FIG. 3 a ) and the lower gate layer ( 400 ) and the upper gate layer ( 40 ) are deposited.
- the lower gate layer ( 400 ) must be formed of a material that has a higher etching ratio against the etchant than the upper gate layer ( 40 ).
- N-channel upper gate patterns ( 41 , 42 ) are etched using photoresist masks ( 520 , 530 ) over the gate area of the N-channel TFT as etch mask.
- Photoresist mask ( 500 ) prevents the P-channel TFT area from being etched.
- the lower gate pattern becomes a transistor gate and the upper gate pattern works as implantation mask during the source-drain implantation step.
- Size of the LDD or the off-set area corresponds to the skew between the upper gate pattern and the lower gate pattern.
- the skew is in the range of 0.2 ⁇ 0.8 ⁇ m for the off-set area and is in the range of 0.5 ⁇ 1.5 ⁇ m for the LDD.
- a lot of factors, such as voltages to be applied, dimension of other elements and transistor characteristics determine the actual size.
- Photoresist layer ( 500 ) and photoresist patterns ( 520 , 530 ) over the upper gate layer are removed after N-channel TFT gates are formed. Then, N-type impurity ions are implanted all over the glass substrate. Since upper gate patterns ( 41 , 42 ) and P-channel upper gate layer ( 40 ) act as mask layer, an extra mask for P channel TFT is not needed. Source and drain ( 211 ; 221 , 213 ; 223 ) and channels ( 212 , 222 ) are formed in the N-channel TFT active area after ion implantation. (FIG. 3 d )
- LDDs ( 215 , 225 ) are formed in the skew area between upper gate pattern and lower gate pattern because lower gate patterns ( 410 , 420 ) act as mask layer for LDD implantation. LDD can improve the off-current and the high resistivity problem of the off-set area. If the LDD ion implantation step is skipped, then an off-set area is formed instead. P-type TFT area is protected by lower gate layer ( 400 ) during the LDD ion implantation.
- a photoresist layer is formed over N-channel transistor ( 600 ) and gate area of P-channel transistor ( 610 ) for P-channel TFT formation.
- P-channel gate pattern ( 430 ) is etched using photoresist layers ( 600 , 610 ) as etch mask and then an undercut is formed below photo resist pattern.
- the photoresist pattern ( 610 ) may be reduced to ( 620 ) by ashing or baking, and P-type impurities may be implanted using the lower gate patterns ( 430 ) as implantation mask.
- Source, drain ( 231 , 233 ) and channel ( 232 ) of P-channel transistor are formed by P-type ion implantation using the lower gate pattern ( 430 ) as mask and N-channel transistor area is covered with a photoresist layer ( 600 ) during this implantation step.
- a photoresist layer ( 600 ) is covered with a photoresist layer ( 600 ) during this implantation step.
- an isolation layer is deposited and a source electrode and a drain electrode are formed.
- a passivation layer is laid and pixel electrodes are formed.
- a simple source, gate and drain structure ( 212 , 222 , 232 ) can be formed by high energy implantation over N-channel transistor if barrier structure like an LDD and an off-set area are not needed. P-channel should be covered with a metal layer ( 700 ) or a photoresist layer during this N-type high energy implantation. (FIGS. 3 h - 3 i )
- FIG. 4 shows this scattering effect due to the gate pattern in the LDD area.
- laser annealing of source, drain ( 211 , 213 ) and LDD ( 215 ) area laser is scattered at the gate pattern edge ( 410 ). A certain area within the distance from the gate pattern, which is an LDD area near channel may not be activated, causing a transistor malfunction.
- This problem can be solved by an additional step, which comprises forming mask patterns ( 710 , 720 , 730 ) smaller than gate patterns ( 410 , 420 , 430 ), etching the gate patterns and laser annealing LDD area.
- the LDD area can be activated by laser annealing because the LDD area is now away from the scattering region.
- FIGS. 6 a ⁇ 6 e show sequences of vertical section showing a third embodiment of the present invention.
- photoresist patterns ( 520 , 530 , 540 ) are formed in the TFT active area (FIG. 6 a ) to form a gate pattern.
- Gate patterns are formed ( 41 ; 42 ; 43 , 410 ; 420 ; 430 ) using photoresist patterns as etch mask.
- Lower gate patterns are narrower than upper gate patterns and have undercuts.
- the gate photoresist pattern overlying the gate electrode ( 41 , 410 ) in the pixel circuit should be wider than the channel area ( 212 ) in the active area ( 200 ) because it will be used in forming an LDD ( 215 ) area.
- Source and drain ( 211 ; 221 , 213 ; 223 ) are formed by a high energy implantation of N-type impurity using the photoresist pattern ( 600 ) as implantation mask.
- FIG. 6 c An LDD area is formed between channel ( 212 ) and source (or drain) ( 211 , 213 ) in the N-type TFT of pixel circuit because a wider photoresist pattern protects the ion implantation over the LDD area ( 215 ).
- a New photoresist pattern ( 700 ) is formed after removing the old photoresist pattern ( 600 ).
- FIG. 6 d The photoresist pattern is formed to expose the P-type TFT area in the driver circuit.
- Source and drain ( 231 , 233 ) are formed in an active area ( 230 ) by implanting P-type impurity and the upper gate patterns ( 41 , 42 , 43 ) is etched out after removing the photoresist pattern ( 700 ). The following laser annealing activates the implanted ions in the active area. Following processes of deposition of insulation layer, forming source and drain electrodes, passivation and pixel electrode completes the TFT structure on the lower substrate of the LCD.
- FIGS. 7 a ⁇ 7 e show a sequence of vertical section of a fourth embodiment of the present invention.
- active areas ( 210 , 230 ) and a gate insulation layer are formed on a glass substrate ( 10 ).
- the active area is formed by crystallizing the amorphous Si layer through laser annealing, followed by a photolithography process.
- a buffer layer can be formed also on the glass substrate as an insulation layer.
- Lower gate patterns ( 400 , 430 ) are formed on the N-channel TFT area and on the gate area in the P-channel TFT and then, P-type impurity is implanted using the lower gate pattern ( 400 , 430 ) as implant mask.
- Upper gate pattern ( 40 , 41 ) is formed over the P-channel TFT area and the gate area in the N-channel TFT by etching the upper gate layer. (FIG. 7 c ) As a result, the lower gate pattern ( 430 ) is wrapped by the upper gate layer ( 40 ) in the P-channel TFT area and the upper gate pattern ( 41 ) is formed over the lower gate pattern ( 400 ) that covers the whole N-channel TFT area.
- the process continues with gate formation by etching the lower gate pattern using the upper gate pattern as etch mask and the N-type impurity is implanted.
- source ( 213 ), drain ( 211 ) channel ( 212 ) and gate ( 410 ) are formed.
- Off-set area ( 214 ) between the channel and the source, drain area is not implanted.
- the lower gate pattern covered by the upper gate pattern in the P-channel TFT is protected from etching and the active area in the P-channel TFT is also protected against the N-type impurity.
- the lower gate pattern of the N-channel TFT forms an undercut by an isotropic etching using the upper gate pattern as etch mask. This is a self-alignment step, eliminating an extra photo step for the off-set area and a possible misalignment problem.
- low energy N-type impurities are implanted, making the offset area ( 214 ) in FIG. 7 d an LDD area ( 215 ). (FIG. 7 e ).
- barrier structures like an off-set area and an LDD area can be easily formed in the polycrystalline Si type TFT by using a double gate layer process and isotropic undercut characteristics, enabling pixel circuits and driver circuits to be formed on the same substrate in minimum process steps.
- an extra implant mask is not needed, so we can decrease the process steps and can eliminate additional problems that may happen during the additional implantation step.
Abstract
Description
- 1. Field of Invention
- This invention is generally related to a process for fabricating a Thin Film Transistor (TFT) in a Liquid Crystal Display (LCD). Especially, this invention is related to a TFT composed of polycrystalline silicon and having an off-set area or a lightly doped drain (LDD) structure.
- 2. Description of Related Art
- An LCD is comprised of two substrates with liquid crystals interjected therebetween. An LCD is controlled by applying voltages to electrodes formed on the inside surface of substrates. It displays images by controlling the transmission and interception of lights, taking advantage of the relationship between the alignment of the liquid crystal layer and a polarizor. The liquid crystal layer's alignment is controlled by the electric field applied through the TFT. An LCD employs a retardation film, a reflecting plate and color filters for its image display. A lot of efforts are devoted for a better LCD in improving a polarizer, an alignment layer, an electrode composition, a glass substrate and a rubbing technique.
- A pixel circuit, a display unit of LCD, is controlled by a transistor made of a semiconductor thin film on a glass substrate. TFT LCDs can be categorized into two types by characteristics of the semiconductor thin film. One type is an amorphous Si type TFT and the other is a polycrystalline Si type TFT. Amorphous Si type TFT has advantages that it can be formed at a low temperature, while having disadvantages that it has a lower carrier mobility. Usually, an amorphous Si type TFT is used for a switch transistor of a pixel circuit. This means that a driver circuit , which needs a higher carrier mobility, should be fabricated in a separate polycrystalline silicon process, resulting in a cost increase.
- Polycrystalline Si has a high carrier mobility necessary for a driver circuit, so it can be used for both a driver circuit and a pixel circuit if a high temperature in fabricating a polycrystalline Si layer is not a problem. A polycrystalline Si structure would decrease the power consumption and the manufacturing costs. However, polycrystalline Si layer requires an additional step of the laser annealing of an amorphous Si layer and may not maintain a sufficient electric field in the pixel region because the high carrier mobility renders an excessive off current flow when the TFT is turned off.
- FIG. 1 shows a vertical section of a conventional thin film transistor. An insulation layer (100) as a buffer layer lies on the substrate (10). An active area (200) formed of a semiconductor film lies on the insulation layer and a gate insulation layer (300) lies on the active area. Gate (410) lies on the gate isolation layer over the center of the active area. Source area and drain area (211, 213) are formed in an active area using the gate as implantation mask.
- Current flows from source to drain when the transistor is turned on, and the display signal is applied to a pixel circuit connected to the drain. However, in a polycrystalline Si TFT, once the transistor is turned off, display signals can not be maintained in the pixel because a lot of off-currents are flowing when the transistor is turned off due to the high carrier mobility of polycrystalline Si. Usually an LDD (Lightly Doped Drain) or an off-set area that is not doped are used as a barrier structure between channel and source (or drain) to suppress the off-current.
- The challenges in manufacturing a polycrystalline Si type LCD having a driver circuit and a pixel circuit on the same glass substrate are how to form a barrier structure in an N-channel TFT; how to mask the P,N ion implantation; and how to minimize the process steps.
- In order to form a barrier structure, a conventionally used ion implantation mask is a photo resist pattern, a spacer around the gate, or an oxidized gate metal edge. However, a photoresist pattern as an ion implantation mask renders aligning difficulties, and is not cost effective. Also a photo resist pattern may not stand out the heat generated during the high energy ion implantation. A spacer requires an extra deposition and an etch-back of CVD (Chemical Vapor Deposition) layer. Using an oxidized gate metal edge requires an additional mask in order to prevent other areas from oxidation. Also, the device may be partially damaged during the anisotropic dry etching and extra oxidation process.
- An object of the present invention is to provide an improved process for forming an LDD or an off-set area in a polycrystalline Si type TFT. Another object of the present invention is to provide an improved process with minimum steps for forming an LDD or an off-set area in the polycrystalline Si type TFT.
- The foregoing objects and other advantages of the invention are achieved, in the first aspect, by an LDD or an off-set structure that prevents the off-current while reducing the number of photolithography steps. In accordance with that aspect, a Si layer is laid on a glass substrate. An active area is formed by patterning the Si layer and a gate insulation layer is formed over the active area. Upper gate film and lower gate film are laid on the gate insulation layer and patterned to form a gate pattern of which lower gate pattern is narrower than the upper gate pattern. Source and drain regions, are ion-implanted using upper gate pattern as an implantation mask and then upper gate pattern is removed.
- The off-set area is an active area that is not implanted during the iron-implantation and is defined by the size of skew that is a width difference between the upper gate pattern and the lower gate pattern. The size of the off-set area is usually limited because of the increased resistivity. An LDD is formed by a low dose implantation after removing upper gate layer. The LDD functions as a barrier structure against the off-current and also prevents the off-set area's high resistivity problem. The gate pattern can be undercut at the lower gate pattern by using a wet etchant having a high selectivity against the lower gate material. The etching step can be divided into two steps for each gate material to obtain a more accurate skew control. The etchant speed must be controlled in order to form a adequately skewed undercut in the lower gate pattern.
- The foregoing objects and other advantages of the invention are further achieved in the second aspect of the present invention that prevents the off-current and provides a well activated doped area. In accordance with the second aspect, a polycrystalline Si active area is formed and patterned on a glass substrate. The following steps of forming an insulation layer on the active area, forming a lower gate layer and a upper gate layer on the insulation area, forming an upper gate pattern and an undercut lower gate pattern at the center of active area, are similar to the first aspect of the present invention. But, in the ion implantation, the low density ions are implanted first using the upper gate pattern as implant mask. Then, we form a photoresist pattern that is wider than the upper gate pattern and implant high density ions using the photoresist pattern over source and drain as implantation mask. After removing the photoresist pattern and the upper gate pattern, the ion implanted area is activated by laser annealing.
- The foregoing objects and other advantages of the invention are also achieved in the third aspect by forming a polycrystalline Si type N-channel and P-channel TFT on the same glass substrate. In accordance with the third aspect, a Si layer is laid on a glass substrate. An active area is formed by patterning the Si layer. A gate insulation layer is laid on the active area and a lower gate layer is formed on the gate insulation layer. The lower gate layer is patterned leaving N-channel TFT area and P-channel gate area, then P-type impurity is implanted using the lower gate pattern as implantation mask. Upper gate layer is deposited and etched using a photo mask, leaving P-channel TFT area and N-channel gate area, and then the lower gate layer is etched using the upper gate layer as etch mask in N-channel TFT area, after which N-type impurity is implanted. The upper gate pattern is removed after ion implantation.
- An LDD is formed in this embodiment if a low energy N-type implantation step is added and the etchant for the gate layer has a high selectivity against the lower gate material. In accordance with the third aspect, the off-set structure of N-channel transistor is formed by a self aligning method. This may decrease the photolithography steps and align the pattern easily. Furthermore, an extra implantation mask is not necessary.
- Protecting P-channel and N-channel transistor while implanting N-type or P-type impurities without an additional step and without damaging a photoresist layer is an important issue. The third aspect of the present invention provides a protection mechanism against ion implantation without an additional step and without damaging photoresist layers.
- FIG. 1 shows a vertical section of a conventional thin film transistor.
- FIGS. 2a through 2 h illustrate process sequences of a first embodiment of the present invention.
- FIGS. 3a through 3 j illustrate process sequences of a second embodiment of the present invention.
- FIG. 4 illustrates the laser scattering around the gate pattern, resulting in a non activation area.
- FIGS. 5a and 5 b illustrate an additional process to solve the scattering problem.
- FIGS. 6a through 6 e illustrate process sequences of a third embodiment of second aspect of the present invention.
- FIGS. 7a through 7 e illustrate process sequences of a fourth embodiment of the present invention.
- Referring to FIGS. 2a through 2 h, more details are explained on the first embodiment, a polycrystalline Si type TFT having an off-set area. First, an isolation buffer layer (100) of SiO2 is formed about 3,000 Å thick on a transparent glass substrate (10). (FIG. 2a) Then an amorphous Si layer of 500˜800 Å (200) is laid on the isolation buffer layer. (FIG. 2b) The amorphous Si (200) is poly-crystalized by laser annealing and patterned to form an active area (210). (FIG. 2c) A SiO2 isolation film of 1,000 Å thickness is deposited to form a gate insulation layer (300). (FIG. 2d) On the gate insulation layer, lower gate layer (400) and upper gate layer (40) respectively of 2,000˜3000 Å thickness are deposited. Gate layers can be formed of high selectivity materials like Al/Cr, Cr/Al and Cr/ITO or low selectivity materials, such as Al/Mo, Mo/Al and Mo/ITO that have a low selectivity against Al etchant and ITO etchant. (FIG. 2e)
- After laying photoresist film on the gate layer, a photoresist pattern (520) is patterned for wet etching the upper gate layer (40) and the lower gate layer (400) to form a gate electrode (410, 41) having an upper gate pattern and an undercut lower gate pattern. When the upper gate layer and the lower gate layer are composed of metals with a high etching selectivity, upper gate pattern (41) is formed first by etchant having a high etching ratio against the upper gate layer using the photoresist pattern as etch mask, and the lower gate pattern (410) is formed by another etchant having a high etching ratio against the lower gate layer and a low etching ratio against the upper gate layer using the upper gate pattern as etch mask. Commercially available etchants usually composed of phosphoric acid, nitric acid and acetic acid can be used for Al layers. For Cr layers, can be used also commercially available etchants composed of nitric acid and ceric ammonium nitride (C.A.N).
- When using a material having a very low selectivity ratio against Al etchant, which is a solution of phosphoric acid, nitric acid and acetic acid for both gate layers, both of the gate layers can be etched by using an etchant that can etch both gate materials in a spray and a dipping method. After the upper gate etching is almost finished, the lower gate layer starts to be etched and the isotropic etching forms an undercut. As an example, suppose that the upper gate layer is Mo and the lower gate layer is Al. When the upper gate layer Mo is almost etched out and the lower gate layer Al is exposed to the etchant, the lower gate layer Al is more rapidly etched out than Mo, forming an undercut, because Al is electrolyzed by the electromotive force. The size of the undercut can be controlled by the over-etching time, the composition of etchant and the etching type. (FIG. 2f) The process continues with an ion implantation after the photo resist pattern (520) is removed. The active area outside of the upper gate pattern (41) is ion-implanted, using the upper gate pattern as implantation mask. Off-set area (214) is an active area that is not implanted but outside of the lower gate pattern (410). (FIG. 2g) If needed, an LDD (215) can be formed in the off-set area by low-energy implantation using the lower gate pattern (410) as implantation mask. (FIG. 2h) Now it is described how to form an N-channel transistor in the pixel circuit, and an N-channel transistor as well as a P-channel transistor in the driving circuit at the same time on the glass substrate.
- FIGS. 3a˜3 j show the cross-section of TFT areas according to the TFT formation sequence. First buffer layer (100) is formed by deposition of SiO2 on a glass substrate (10). Then, polycrystalline Si active areas (210, 220, 230) that will be an N-channel TFT of the pixel circuit, an N-channel TFT and a P-channel TFT of the driver circuit are formed. This active area is formed on a buffer layer (100) by depositing low temperature CVD amorphous silicon, then poly-crystallizing it by laser annealing and patterning it by a photolithography step. The process continues with a formation of a gate insulation layer (300) made of SiO2 (FIG. 3a) and the lower gate layer (400) and the upper gate layer (40) are deposited. (FIG. 3b) The lower gate layer (400) must be formed of a material that has a higher etching ratio against the etchant than the upper gate layer (40). N-channel upper gate patterns (41, 42) are etched using photoresist masks (520, 530) over the gate area of the N-channel TFT as etch mask. (FIG. 3c) Photoresist mask (500) prevents the P-channel TFT area from being etched.
- Lower gate patterns (410, 420), which have undercuts and are narrower than upper gate (41, 42), are formed below upper gate patterns because the lower gate material has a higher selectivity against the etchant. The lower gate pattern becomes a transistor gate and the upper gate pattern works as implantation mask during the source-drain implantation step. Size of the LDD or the off-set area corresponds to the skew between the upper gate pattern and the lower gate pattern. The skew is in the range of 0.2˜0.8 μm for the off-set area and is in the range of 0.5˜1.5 μm for the LDD. A lot of factors, such as voltages to be applied, dimension of other elements and transistor characteristics determine the actual size.
- Photoresist layer (500) and photoresist patterns (520, 530) over the upper gate layer are removed after N-channel TFT gates are formed. Then, N-type impurity ions are implanted all over the glass substrate. Since upper gate patterns (41, 42) and P-channel upper gate layer (40) act as mask layer, an extra mask for P channel TFT is not needed. Source and drain (211;221, 213;223) and channels (212, 222) are formed in the N-channel TFT active area after ion implantation. (FIG. 3d)
- The process continues with a removal of upper gate layer (40) and upper gate pattern (41, 42), and then low energy N-type impurities are implanted. LDDs (215, 225) are formed in the skew area between upper gate pattern and lower gate pattern because lower gate patterns (410,420) act as mask layer for LDD implantation. LDD can improve the off-current and the high resistivity problem of the off-set area. If the LDD ion implantation step is skipped, then an off-set area is formed instead. P-type TFT area is protected by lower gate layer (400) during the LDD ion implantation.
- A photoresist layer is formed over N-channel transistor (600) and gate area of P-channel transistor (610) for P-channel TFT formation. (FIG. 3f) P-channel gate pattern (430) is etched using photoresist layers (600, 610) as etch mask and then an undercut is formed below photo resist pattern. (610) Since a P-channel transistor requires neither an LDD nor an off-set area, the photoresist pattern (610) may be reduced to (620) by ashing or baking, and P-type impurities may be implanted using the lower gate patterns (430) as implantation mask. Source, drain (231, 233) and channel (232) of P-channel transistor are formed by P-type ion implantation using the lower gate pattern (430) as mask and N-channel transistor area is covered with a photoresist layer (600) during this implantation step. After the photoresist layer over N-channel transistor and the gate area of P channel transistor is removed, an isolation layer is deposited and a source electrode and a drain electrode are formed. Then, a passivation layer is laid and pixel electrodes are formed.
- A simple source, gate and drain structure (212, 222, 232) can be formed by high energy implantation over N-channel transistor if barrier structure like an LDD and an off-set area are not needed. P-channel should be covered with a metal layer (700) or a photoresist layer during this N-type high energy implantation. (FIGS. 3h-3 i)
- Meanwhile ion-implanted active areas are annealed by laser before depositing an isolation layer. This laser anneal activation step lowers the resistivity of the polycrystalline Si. However, the active area near the gate pattern is not activated due to the laser scattering, resulting in a high resistivity area. High resistivity in an LDD may cause a transistor malfunction. FIG. 4 shows this scattering effect due to the gate pattern in the LDD area. During laser annealing of source, drain (211,213) and LDD (215) area, laser is scattered at the gate pattern edge (410). A certain area within the distance from the gate pattern, which is an LDD area near channel may not be activated, causing a transistor malfunction. This problem can be solved by an additional step, which comprises forming mask patterns (710, 720, 730) smaller than gate patterns (410, 420, 430), etching the gate patterns and laser annealing LDD area. (FIG. 5b) The LDD area can be activated by laser annealing because the LDD area is now away from the scattering region.
- FIGS. 6a˜6 e show sequences of vertical section showing a third embodiment of the present invention. As illustrated in FIGS. 2a and 2 b, photoresist patterns (520, 530, 540) are formed in the TFT active area (FIG. 6a) to form a gate pattern. Gate patterns are formed (41;42;43, 410;420;430) using photoresist patterns as etch mask. Lower gate patterns are narrower than upper gate patterns and have undercuts.
- The process continues with a low energy implantation of N-type impurity. (FIG. 6b) Active areas (211, 213, 221, 223,231, 233) that are not masked by the upper gate pattern are implanted and active areas (212, 222, 232) under upper gate pattern are not implanted. After removing photoresist patterns, a new photo resist pattern (600) is formed over a P-type TFT of the driver circuit and over a gate (41, 410) of the N-type TFT in the pixel circuit. The gate photoresist pattern overlying the gate electrode (41, 410) in the pixel circuit should be wider than the channel area (212) in the active area (200) because it will be used in forming an LDD (215) area. Source and drain (211;221, 213;223) are formed by a high energy implantation of N-type impurity using the photoresist pattern (600) as implantation mask. (FIG. 6c) An LDD area is formed between channel (212) and source (or drain) (211, 213) in the N-type TFT of pixel circuit because a wider photoresist pattern protects the ion implantation over the LDD area (215). A New photoresist pattern (700) is formed after removing the old photoresist pattern (600). (FIG. 6d) The photoresist pattern is formed to expose the P-type TFT area in the driver circuit. Source and drain (231, 233) are formed in an active area (230) by implanting P-type impurity and the upper gate patterns (41, 42, 43) is etched out after removing the photoresist pattern (700). The following laser annealing activates the implanted ions in the active area. Following processes of deposition of insulation layer, forming source and drain electrodes, passivation and pixel electrode completes the TFT structure on the lower substrate of the LCD.
- FIGS. 7a˜7 e show a sequence of vertical section of a fourth embodiment of the present invention. First, active areas (210, 230) and a gate insulation layer are formed on a glass substrate (10). The active area is formed by crystallizing the amorphous Si layer through laser annealing, followed by a photolithography process. A buffer layer can be formed also on the glass substrate as an insulation layer. Lower gate patterns (400, 430) are formed on the N-channel TFT area and on the gate area in the P-channel TFT and then, P-type impurity is implanted using the lower gate pattern (400, 430) as implant mask. Upper gate pattern (40, 41) is formed over the P-channel TFT area and the gate area in the N-channel TFT by etching the upper gate layer. (FIG. 7c) As a result, the lower gate pattern (430) is wrapped by the upper gate layer (40) in the P-channel TFT area and the upper gate pattern (41) is formed over the lower gate pattern (400) that covers the whole N-channel TFT area.
- The process continues with gate formation by etching the lower gate pattern using the upper gate pattern as etch mask and the N-type impurity is implanted. As a result, source (213), drain (211) channel (212) and gate (410) are formed. Off-set area (214) between the channel and the source, drain area is not implanted. The lower gate pattern covered by the upper gate pattern in the P-channel TFT is protected from etching and the active area in the P-channel TFT is also protected against the N-type impurity.
- The lower gate pattern of the N-channel TFT forms an undercut by an isotropic etching using the upper gate pattern as etch mask. This is a self-alignment step, eliminating an extra photo step for the off-set area and a possible misalignment problem. After removing the upper gate pattern, low energy N-type impurities are implanted, making the offset area (214) in FIG. 7d an LDD area (215). (FIG. 7e).
- According to the present invention, barrier structures like an off-set area and an LDD area can be easily formed in the polycrystalline Si type TFT by using a double gate layer process and isotropic undercut characteristics, enabling pixel circuits and driver circuits to be formed on the same substrate in minimum process steps. Especially according to the fourth embodiment, an extra implant mask is not needed, so we can decrease the process steps and can eliminate additional problems that may happen during the additional implantation step.
Claims (14)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/793,541 US6403406B2 (en) | 1998-05-29 | 2001-02-27 | Method for forming a TFT in a liquid crystal display |
Applications Claiming Priority (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019980019760A KR100543436B1 (en) | 1998-05-29 | 1998-05-29 | Manufacturing Method Of Liquid Crystal Display |
KR98-19760 | 1998-05-29 | ||
KR98-48365 | 1998-11-12 | ||
KR1019980048365A KR100330165B1 (en) | 1998-11-12 | 1998-11-12 | A manufacturing method of a thin film transistor liquid crystal display |
KR98-53796 | 1998-12-08 | ||
KR1019980053796A KR100645035B1 (en) | 1998-12-08 | 1998-12-08 | Manufacturing method of thin film transistor for liquid crystal display device |
US09/323,030 US6225150B1 (en) | 1998-05-29 | 1999-06-01 | Method for forming a TFT in a liquid crystal display |
US09/793,541 US6403406B2 (en) | 1998-05-29 | 2001-02-27 | Method for forming a TFT in a liquid crystal display |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/323,030 Division US6225150B1 (en) | 1998-05-29 | 1999-06-01 | Method for forming a TFT in a liquid crystal display |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010008781A1 true US20010008781A1 (en) | 2001-07-19 |
US6403406B2 US6403406B2 (en) | 2002-06-11 |
Family
ID=27349745
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/323,030 Expired - Lifetime US6225150B1 (en) | 1998-05-29 | 1999-06-01 | Method for forming a TFT in a liquid crystal display |
US09/793,541 Expired - Lifetime US6403406B2 (en) | 1998-05-29 | 2001-02-27 | Method for forming a TFT in a liquid crystal display |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/323,030 Expired - Lifetime US6225150B1 (en) | 1998-05-29 | 1999-06-01 | Method for forming a TFT in a liquid crystal display |
Country Status (4)
Country | Link |
---|---|
US (2) | US6225150B1 (en) |
JP (2) | JP3377184B2 (en) |
CN (1) | CN1157772C (en) |
TW (1) | TW418539B (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010052950A1 (en) * | 2000-03-27 | 2001-12-20 | Shunpei Yamazaki | Semiconductor display device and manufacturing method thereof |
US20030155571A1 (en) * | 1999-12-13 | 2003-08-21 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing a semiconductor device and liquid crystal display |
US20040110327A1 (en) * | 2002-05-17 | 2004-06-10 | Semiconductor Energy Laboratory Co., Ltd. | Method of fabraicating semiconductor device |
US20040206974A1 (en) * | 2000-03-06 | 2004-10-21 | Semiconductor Energy Laboratory, Co., Ltd. . | Semiconductor device and manufacturing method thereof |
US20060024870A1 (en) * | 2004-07-27 | 2006-02-02 | Wen-Chun Wang | Manufacturing method for low temperature polycrystalline silicon cell |
US20130071963A1 (en) * | 2011-09-20 | 2013-03-21 | Hee Dong Choi | Method of fabricating a thin film transistor and method of fabricating an organic light-emitting display device |
US9559159B2 (en) * | 2013-12-24 | 2017-01-31 | Boe Technology Group Co., Ltd. | Low-temperature polysilicon membrane and preparation method thereof, thin-film transistor and display device |
US9608089B2 (en) | 2015-07-09 | 2017-03-28 | Samsung Display Co., Ltd. | Method of manufacturing thin-film transistor substrate |
JP2017076785A (en) * | 2015-10-12 | 2017-04-20 | 株式会社半導体エネルギー研究所 | Semiconductor device and semiconductor device manufacturing method |
Families Citing this family (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4076648B2 (en) * | 1998-12-18 | 2008-04-16 | 株式会社半導体エネルギー研究所 | Semiconductor device |
JP4074018B2 (en) * | 1998-12-22 | 2008-04-09 | 東芝松下ディスプレイテクノロジー株式会社 | Thin film patterning method |
JP4008133B2 (en) * | 1998-12-25 | 2007-11-14 | 株式会社半導体エネルギー研究所 | Semiconductor device |
JP4202502B2 (en) | 1998-12-28 | 2008-12-24 | 株式会社半導体エネルギー研究所 | Semiconductor device |
US8158980B2 (en) | 2001-04-19 | 2012-04-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having a pixel matrix circuit that includes a pixel TFT and a storage capacitor |
US6506635B1 (en) | 1999-02-12 | 2003-01-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and method of forming the same |
TW480554B (en) * | 1999-07-22 | 2002-03-21 | Semiconductor Energy Lab | Semiconductor device and manufacturing method thereof |
JP5020428B2 (en) * | 1999-08-30 | 2012-09-05 | 三星電子株式会社 | Top gate polysilicon thin film transistor manufacturing method |
TW565939B (en) * | 2000-04-07 | 2003-12-11 | Koninkl Philips Electronics Nv | Electronic device manufacture |
US7525165B2 (en) * | 2000-04-17 | 2009-04-28 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and manufacturing method thereof |
KR100778835B1 (en) * | 2000-12-28 | 2007-11-22 | 엘지.필립스 엘시디 주식회사 | Method of Manufacturing of Liquid Crystal Display |
KR100776505B1 (en) * | 2000-12-30 | 2007-11-16 | 엘지.필립스 엘시디 주식회사 | Fabricating Method of Pixel Pole in the Liquid Crystal Display |
KR100543061B1 (en) * | 2001-06-01 | 2006-01-20 | 엘지.필립스 엘시디 주식회사 | A method for manufacturing of array substrate using a driving circuit for one body Liquid Crystal Display Device |
KR100438523B1 (en) * | 2001-10-08 | 2004-07-03 | 엘지.필립스 엘시디 주식회사 | Thin Film Transistor and Fabricating Method Thereof |
JP4021194B2 (en) | 2001-12-28 | 2007-12-12 | シャープ株式会社 | Method for manufacturing thin film transistor device |
JP4638115B2 (en) * | 2002-07-05 | 2011-02-23 | シャープ株式会社 | Method for manufacturing thin film transistor device |
KR100685953B1 (en) * | 2002-08-20 | 2007-02-23 | 엘지.필립스 엘시디 주식회사 | Method for Forming Metal Lines in Liquid Crystal Display Device |
TWI301669B (en) * | 2002-09-12 | 2008-10-01 | Au Optronics Corp | Method of forming lightly doped drains |
TWI222227B (en) * | 2003-05-15 | 2004-10-11 | Au Optronics Corp | Method for forming LDD of semiconductor devices |
US7064021B2 (en) * | 2003-07-02 | 2006-06-20 | Au Optronics Corp. | Method for fomring a self-aligned LTPS TFT |
US20060207967A1 (en) * | 2003-07-03 | 2006-09-21 | Bocko Peter L | Porous processing carrier for flexible substrates |
US20050001201A1 (en) * | 2003-07-03 | 2005-01-06 | Bocko Peter L. | Glass product for use in ultra-thin glass display applications |
JP4537029B2 (en) * | 2003-09-30 | 2010-09-01 | シャープ株式会社 | THIN FILM TRANSISTOR DEVICE AND ITS MANUFACTURING METHOD, AND THIN FILM TRANSISTOR SUBSTRATE AND DISPLAY DEVICE INCLUDING THE SAME |
JP4683833B2 (en) * | 2003-10-31 | 2011-05-18 | 株式会社半導体エネルギー研究所 | Functional circuit and design method thereof |
KR101026808B1 (en) | 2004-04-30 | 2011-04-04 | 삼성전자주식회사 | Manufacturing method for thin film transistor array panel |
KR101086487B1 (en) * | 2004-12-24 | 2011-11-25 | 엘지디스플레이 주식회사 | Poly Thin Film Transistor Substrate and Method of Fabricating The Same |
JP4876548B2 (en) | 2005-11-22 | 2012-02-15 | セイコーエプソン株式会社 | Manufacturing method of electro-optical device |
DE102006060734B4 (en) * | 2006-06-30 | 2014-03-06 | Lg Display Co., Ltd. | Liquid crystal display and method for its production |
US7888742B2 (en) * | 2007-01-10 | 2011-02-15 | International Business Machines Corporation | Self-aligned metal-semiconductor alloy and metallization for sub-lithographic source and drain contacts |
KR20080078164A (en) * | 2007-02-22 | 2008-08-27 | 삼성전자주식회사 | Manufacturing method of liquid crystal display |
JP5168959B2 (en) * | 2007-03-14 | 2013-03-27 | 住友電気工業株式会社 | Ion implantation mask, ion implantation method, and semiconductor device manufacturing method |
TW200913269A (en) * | 2007-09-03 | 2009-03-16 | Chunghwa Picture Tubes Ltd | Thin film transistor and manufacturing method thereof |
KR101338994B1 (en) | 2007-12-31 | 2013-12-09 | 엘지디스플레이 주식회사 | Thin Film Transistor and Method for fabricating the same |
US8541296B2 (en) * | 2011-09-01 | 2013-09-24 | The Institute of Microelectronics Chinese Academy of Science | Method of manufacturing dummy gates in gate last process |
JP6020079B2 (en) * | 2012-11-19 | 2016-11-02 | ソニー株式会社 | Display device, manufacturing method thereof, and electronic device |
JP2016171104A (en) * | 2015-03-11 | 2016-09-23 | 株式会社ジャパンディスプレイ | Semiconductor device manufacturing method |
CN108807422B (en) * | 2018-06-12 | 2020-08-04 | 武汉华星光电技术有限公司 | Array substrate manufacturing method, array substrate and display panel |
CN109920856B (en) * | 2019-02-27 | 2021-03-19 | 合肥鑫晟光电科技有限公司 | Thin film transistor, manufacturing method thereof, array substrate and display device |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5197369A (en) * | 1975-02-21 | 1976-08-26 | Handotaisoshino denkyokuno seizohoho | |
JPH0293081A (en) * | 1988-09-28 | 1990-04-03 | Hitachi Ltd | Method for etching multilayer film |
JPH02226727A (en) * | 1989-02-28 | 1990-09-10 | Oki Electric Ind Co Ltd | Manufacture of ldd type mos semiconductor device |
JPH06104241A (en) * | 1992-09-18 | 1994-04-15 | Fujitsu Ltd | Method of patterning aluminum electrode |
JP3163822B2 (en) * | 1993-02-23 | 2001-05-08 | セイコーエプソン株式会社 | Transistor and manufacturing method thereof |
JP3474604B2 (en) * | 1993-05-25 | 2003-12-08 | 三菱電機株式会社 | Thin film transistor and method of manufacturing the same |
JPH07176745A (en) * | 1993-12-17 | 1995-07-14 | Semiconductor Energy Lab Co Ltd | Semiconductor element |
JP3377853B2 (en) * | 1994-03-23 | 2003-02-17 | ティーディーケイ株式会社 | Method for manufacturing thin film transistor |
JPH07307549A (en) * | 1994-05-11 | 1995-11-21 | Toshiba Corp | Method of forming thin film wiring pattern and manufacture of thin film wiring board |
JPH07321329A (en) * | 1994-05-27 | 1995-12-08 | Matsushita Electric Ind Co Ltd | Method for manufacturing thin film transistor and liquid display unit |
JP3253808B2 (en) * | 1994-07-07 | 2002-02-04 | 株式会社半導体エネルギー研究所 | Semiconductor device and manufacturing method thereof |
JPH08116065A (en) * | 1994-10-12 | 1996-05-07 | Sony Corp | Thin film semiconductor device |
JPH08254680A (en) * | 1995-03-17 | 1996-10-01 | Toshiba Corp | Semiconductor device and its production |
-
1999
- 1999-05-17 TW TW088108139A patent/TW418539B/en not_active IP Right Cessation
- 1999-05-28 CN CNB991094646A patent/CN1157772C/en not_active Expired - Fee Related
- 1999-05-31 JP JP15184099A patent/JP3377184B2/en not_active Expired - Fee Related
- 1999-06-01 US US09/323,030 patent/US6225150B1/en not_active Expired - Lifetime
-
2001
- 2001-02-27 US US09/793,541 patent/US6403406B2/en not_active Expired - Lifetime
- 2001-12-18 JP JP2001384463A patent/JP3564455B2/en not_active Expired - Fee Related
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030155571A1 (en) * | 1999-12-13 | 2003-08-21 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing a semiconductor device and liquid crystal display |
US9601515B2 (en) | 2000-03-06 | 2017-03-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20040206974A1 (en) * | 2000-03-06 | 2004-10-21 | Semiconductor Energy Laboratory, Co., Ltd. . | Semiconductor device and manufacturing method thereof |
US8772778B2 (en) | 2000-03-06 | 2014-07-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US8124973B2 (en) | 2000-03-06 | 2012-02-28 | Semiconductor Energy Laboratory Co., Ltd. | Electronic appliance including transistor having LDD region |
US7112817B2 (en) | 2000-03-06 | 2006-09-26 | Semiconductor Energy Laboratory Co., Ltd. | Electronic appliance including transistor having LDD region |
US20070138480A1 (en) * | 2000-03-27 | 2007-06-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor display device and manufacturing method thereof |
US20010052950A1 (en) * | 2000-03-27 | 2001-12-20 | Shunpei Yamazaki | Semiconductor display device and manufacturing method thereof |
US7486344B2 (en) | 2000-03-27 | 2009-02-03 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor display device and manufacturing method thereof |
US7218361B2 (en) | 2000-03-27 | 2007-05-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor display device and manufacturing method thereof |
US20050095772A1 (en) * | 2002-05-17 | 2005-05-05 | Semiconductor Energy Laboratory Co., Ltd. | Method of fabricating semiconductor device |
US7101807B2 (en) | 2002-05-17 | 2006-09-05 | Semiconductor Energy Laboratory Co., Ltd. | Method of fabricating semiconductor device |
US6833327B2 (en) | 2002-05-17 | 2004-12-21 | Semiconductor Energy Laboratory Co., Ltd. | Method of fabraicating semiconductor device |
US20040110327A1 (en) * | 2002-05-17 | 2004-06-10 | Semiconductor Energy Laboratory Co., Ltd. | Method of fabraicating semiconductor device |
US20060024870A1 (en) * | 2004-07-27 | 2006-02-02 | Wen-Chun Wang | Manufacturing method for low temperature polycrystalline silicon cell |
US20130071963A1 (en) * | 2011-09-20 | 2013-03-21 | Hee Dong Choi | Method of fabricating a thin film transistor and method of fabricating an organic light-emitting display device |
US8852978B2 (en) * | 2011-09-20 | 2014-10-07 | Lg Display Co., Ltd. | Method of fabricating a thin film transistor and method of fabricating an organic light-emitting display device |
US9559159B2 (en) * | 2013-12-24 | 2017-01-31 | Boe Technology Group Co., Ltd. | Low-temperature polysilicon membrane and preparation method thereof, thin-film transistor and display device |
US9608089B2 (en) | 2015-07-09 | 2017-03-28 | Samsung Display Co., Ltd. | Method of manufacturing thin-film transistor substrate |
JP2017076785A (en) * | 2015-10-12 | 2017-04-20 | 株式会社半導体エネルギー研究所 | Semiconductor device and semiconductor device manufacturing method |
Also Published As
Publication number | Publication date |
---|---|
CN1241025A (en) | 2000-01-12 |
TW418539B (en) | 2001-01-11 |
JP3564455B2 (en) | 2004-09-08 |
JP3377184B2 (en) | 2003-02-17 |
US6403406B2 (en) | 2002-06-11 |
JP2000031496A (en) | 2000-01-28 |
CN1157772C (en) | 2004-07-14 |
JP2002252231A (en) | 2002-09-06 |
US6225150B1 (en) | 2001-05-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6225150B1 (en) | Method for forming a TFT in a liquid crystal display | |
US5767930A (en) | Active-matrix liquid crystal display and fabrication method thereof | |
US7399662B2 (en) | Method of manufacturing a thin film transistor device | |
JP3398453B2 (en) | Method for manufacturing thin film transistor | |
KR101221951B1 (en) | Array substrate for LCD and method for fabricating the same | |
US20050161673A1 (en) | Thin film transistor device and method of manufacturing the same, and liquid crystal display device | |
JP3510229B2 (en) | Method of manufacturing thin film transistor and its driving element | |
KR0143732B1 (en) | Method of manufacturing thin film transistor | |
JP3599827B2 (en) | Active matrix liquid crystal display manufacturing method | |
US20040252250A1 (en) | Liquid crystal display device and method of manufacturing the same | |
KR100552296B1 (en) | Manufacturing Method of Polycrystalline Silicon Thin Film Transistor Board | |
EP1559142A1 (en) | Thin film transistors and methods of manufacture thereof | |
KR100292044B1 (en) | Method for manufacturing liquid crystal display | |
KR20060098255A (en) | Liquid crystal display device and method for fabricating the same | |
JP3391176B2 (en) | Method for manufacturing thin film transistor | |
KR100580396B1 (en) | A manufacturing method of thin film transistor for liquid crystal display | |
JP4353762B2 (en) | Thin film transistor and manufacturing method thereof | |
KR100645035B1 (en) | Manufacturing method of thin film transistor for liquid crystal display device | |
JP3259769B2 (en) | Thin film integrated device | |
JP2001274413A (en) | Method of manufacturing thin film transistor | |
JPH0677486A (en) | Thin-film transistor element | |
US20040082118A1 (en) | Semiconductor device with lightly doped drain and method of manufacturing the same | |
KR970010740B1 (en) | Method for manufacturing a thin film transistor | |
KR970003742B1 (en) | Thin film transistor manufacturing method | |
JP2000077668A (en) | Manufacture of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: SAMSUNG DISPLAY CO., LTD., KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:SAMSUNG ELECTRONICS CO., LTD.;REEL/FRAME:028864/0019 Effective date: 20120403 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |