DE69708314D1 - Verfahren und vorrichtung zum prüfen integrierter schaltkreischips in einem integrierten schaltkreismodul - Google Patents

Verfahren und vorrichtung zum prüfen integrierter schaltkreischips in einem integrierten schaltkreismodul

Info

Publication number
DE69708314D1
DE69708314D1 DE69708314T DE69708314T DE69708314D1 DE 69708314 D1 DE69708314 D1 DE 69708314D1 DE 69708314 T DE69708314 T DE 69708314T DE 69708314 T DE69708314 T DE 69708314T DE 69708314 D1 DE69708314 D1 DE 69708314D1
Authority
DE
Germany
Prior art keywords
dice
test mode
testing
mcm
response signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69708314T
Other languages
English (en)
Other versions
DE69708314T2 (de
Inventor
M Farnworth
M Wark
S Nelson
G Duesman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Application granted granted Critical
Publication of DE69708314D1 publication Critical patent/DE69708314D1/de
Publication of DE69708314T2 publication Critical patent/DE69708314T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • H01L22/22—Connection or disconnection of sub-entities or redundant parts of a device in response to a measurement
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/46—Test trigger logic
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
    • G11C29/808—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout using a flexible replacement scheme
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2884—Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
    • H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
    • H04J2203/0062—Testing
DE69708314T 1996-09-19 1997-08-20 Verfahren und vorrichtung zum prüfen integrierter schaltkreischips in einem integrierten schaltkreismodul Expired - Lifetime DE69708314T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/718,173 US5796746A (en) 1995-12-22 1996-09-19 Device and method for testing integrated circuit dice in an integrated circuit module
PCT/US1997/014564 WO1998012706A1 (en) 1996-09-19 1997-08-20 Device and method for testing integrated circuit dice in an integrated circuit module

Publications (2)

Publication Number Publication Date
DE69708314D1 true DE69708314D1 (de) 2001-12-20
DE69708314T2 DE69708314T2 (de) 2002-07-25

Family

ID=24885103

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69708314T Expired - Lifetime DE69708314T2 (de) 1996-09-19 1997-08-20 Verfahren und vorrichtung zum prüfen integrierter schaltkreischips in einem integrierten schaltkreismodul

Country Status (9)

Country Link
US (1) US5796746A (de)
EP (1) EP0928486B1 (de)
JP (1) JP3705443B2 (de)
KR (1) KR100400952B1 (de)
AT (1) ATE208953T1 (de)
AU (1) AU4074397A (de)
DE (1) DE69708314T2 (de)
TW (1) TW356576B (de)
WO (1) WO1998012706A1 (de)

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6240535B1 (en) * 1995-12-22 2001-05-29 Micron Technology, Inc. Device and method for testing integrated circuit dice in an integrated circuit module
US5905401A (en) 1996-09-09 1999-05-18 Micron Technology, Inc. Device and method for limiting the extent to which circuits in integrated circuit dice electrically load bond pads and other circuit nodes in the dice
US6258609B1 (en) 1996-09-30 2001-07-10 Micron Technology, Inc. Method and system for making known good semiconductor dice
US5859768A (en) * 1997-06-04 1999-01-12 Motorola, Inc. Power conversion integrated circuit and method for programming
US6238942B1 (en) 1998-04-07 2001-05-29 Micron Technology, Inc. Method of wire-bonding a repair die in a multi-chip module using a repair solution generated during testing of the module
DE19819264A1 (de) * 1998-04-30 1999-11-25 Micronas Intermetall Gmbh Verfahren zum Testen einer integrierten Schaltungsanordnung und integrierte Schaltungsanordnung hierfür
US6324485B1 (en) * 1999-01-26 2001-11-27 Newmillennia Solutions, Inc. Application specific automated test equipment system for testing integrated circuit devices in a native environment
US6288436B1 (en) * 1999-07-27 2001-09-11 International Business Machines Corporation Mixed fuse technologies
US6777785B1 (en) 1999-08-25 2004-08-17 Winbond Electronics Corp. Lead frame containing a master and a slave IC chips and a testing circuit embedded within the master IC chip
US6392428B1 (en) * 1999-11-16 2002-05-21 Eaglestone Partners I, Llc Wafer level interposer
DE19964003A1 (de) * 1999-12-30 2001-07-12 Micronas Gmbh Schaltungsanordnung und Verfahren zur Erzeugung und zum Auslesen von Ersatzdaten
DE10004649A1 (de) * 2000-02-03 2001-08-09 Infineon Technologies Ag Verfahren und Vorrichtung zur Anpassung/Abstimmung von Signallaufzeiten auf Leitungssystemen oder Netzen zwischen integrierten Schaltungen
US7012811B1 (en) * 2000-05-10 2006-03-14 Micron Technology, Inc. Method of tuning a multi-path circuit
DE10029835C1 (de) 2000-06-16 2001-10-25 Infineon Technologies Ag Integrierte Schaltung mit Testbetrieb und Testanordnung zum Testen einer integrierten Schaltung
US6537831B1 (en) 2000-07-31 2003-03-25 Eaglestone Partners I, Llc Method for selecting components for a matched set using a multi wafer interposer
US6812048B1 (en) 2000-07-31 2004-11-02 Eaglestone Partners I, Llc Method for manufacturing a wafer-interposer assembly
US6483330B1 (en) 2000-09-11 2002-11-19 Eaglestone Partners I, Llc Method for selecting components for a matched set using wafer interposers
US6815712B1 (en) 2000-10-02 2004-11-09 Eaglestone Partners I, Llc Method for selecting components for a matched set from a wafer-interposer assembly
US6686657B1 (en) * 2000-11-07 2004-02-03 Eaglestone Partners I, Llc Interposer for improved handling of semiconductor wafers and method of use of same
US6577156B2 (en) * 2000-12-05 2003-06-10 International Business Machines Corporation Method and apparatus for initializing an integrated circuit using compressed data from a remote fusebox
US20020076854A1 (en) * 2000-12-15 2002-06-20 Pierce John L. System, method and apparatus for constructing a semiconductor wafer-interposer using B-Stage laminates
US6524885B2 (en) * 2000-12-15 2003-02-25 Eaglestone Partners I, Llc Method, apparatus and system for building an interposer onto a semiconductor wafer using laser techniques
US20020078401A1 (en) * 2000-12-15 2002-06-20 Fry Michael Andrew Test coverage analysis system
US6529022B2 (en) * 2000-12-15 2003-03-04 Eaglestone Pareners I, Llc Wafer testing interposer for a conventional package
US6732306B2 (en) * 2000-12-26 2004-05-04 Intel Corporation Special programming mode with hashing
US6834323B2 (en) 2000-12-26 2004-12-21 Intel Corporation Method and apparatus including special programming mode circuitry which disables internal program verification operations by a memory
US7007131B2 (en) * 2000-12-27 2006-02-28 Intel Corporation Method and apparatus including special programming mode circuitry which disables internal program verification operations by a memory
US6673653B2 (en) * 2001-02-23 2004-01-06 Eaglestone Partners I, Llc Wafer-interposer using a ceramic substrate
US6599764B1 (en) * 2001-05-30 2003-07-29 Altera Corporation Isolation testing scheme for multi-die packages
US7064447B2 (en) 2001-08-10 2006-06-20 Micron Technology, Inc. Bond pad structure comprising multiple bond pads with metal overlap
JP2003187596A (ja) * 2001-12-14 2003-07-04 Mitsubishi Electric Corp 半導体記憶装置
US6618304B2 (en) * 2001-12-21 2003-09-09 Micron Technology, Inc. Memory module with test mode
US6780762B2 (en) * 2002-08-29 2004-08-24 Micron Technology, Inc. Self-aligned, integrated circuit contact and formation method
US6813748B2 (en) * 2002-09-24 2004-11-02 Infineon Technologies Ag System and method for enabling a vendor mode on an integrated circuit
DE10258199B4 (de) * 2002-12-12 2005-03-10 Infineon Technologies Ag Schaltungsanordnung mit einer Anzahl von integrierten Schaltungsbauelementen auf einem Trägersubstrat und Verfahren zum Test einer derartigen Schaltungsanordnung
JP2005277338A (ja) * 2004-03-26 2005-10-06 Nec Electronics Corp 半導体装置及びその検査方法
US7308624B2 (en) * 2005-04-28 2007-12-11 Infineon Technologies North America Corp. Voltage monitoring test mode and test adapter
US20100067203A1 (en) * 2008-07-08 2010-03-18 T-Ray Science Inc. Apparatus for carrying photoconductive integrated circuits
US8977788B2 (en) 2008-08-13 2015-03-10 Intel Corporation Observing an internal link via an existing port for system on chip devices
US7958283B2 (en) * 2008-08-13 2011-06-07 Intel Corporation Observing an internal link via a second link
US8563336B2 (en) 2008-12-23 2013-10-22 International Business Machines Corporation Method for forming thin film resistor and terminal bond pad simultaneously
CN117434428B (zh) * 2023-12-18 2024-03-26 杭州晶华微电子股份有限公司 芯片校准系统、芯片校准模式进入方法及芯片

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4459693A (en) * 1982-01-26 1984-07-10 Genrad, Inc. Method of and apparatus for the automatic diagnosis of the failure of electrical devices connected to common bus nodes and the like
US4459685A (en) * 1982-03-03 1984-07-10 Inmos Corporation Redundancy system for high speed, wide-word semiconductor memories
US4451489A (en) * 1982-03-08 1984-05-29 General Foods Corporation Sugar beet pulp bulking agent and process
US4491857A (en) * 1982-03-23 1985-01-01 Texas Instruments Incorporated Avalanche fuse element with isolated emitter
US4543594A (en) * 1982-09-07 1985-09-24 Intel Corporation Fusible link employing capacitor structure
US4519078A (en) * 1982-09-29 1985-05-21 Storage Technology Corporation LSI self-test method
US4601019B1 (en) * 1983-08-31 1997-09-30 Texas Instruments Inc Memory with redundancy
US4598388A (en) * 1985-01-22 1986-07-01 Texas Instruments Incorporated Semiconductor memory with redundant column circuitry
US4630355A (en) * 1985-03-08 1986-12-23 Energy Conversion Devices, Inc. Electric circuits having repairable circuit lines and method of making the same
EP0218852A1 (de) * 1985-09-13 1987-04-22 Siemens Aktiengesellschaft Integrierter Schaltkreis mit NC-Pins und Verfahren zu seinem Betreiben
US4724499A (en) * 1985-10-16 1988-02-09 International Business Machines Corporation Disk drive enclosure with an inclined parting surface
US4881114A (en) * 1986-05-16 1989-11-14 Actel Corporation Selectively formable vertical diode circuit element
US4939694A (en) * 1986-11-03 1990-07-03 Hewlett-Packard Company Defect tolerant self-testing self-repairing memory system
US4817093A (en) * 1987-06-18 1989-03-28 International Business Machines Corporation Method of partitioning, testing and diagnosing a VLSI multichip package and associated structure
US5225771A (en) * 1988-05-16 1993-07-06 Dri Technology Corp. Making and testing an integrated circuit using high density probe points
US4937465A (en) * 1988-12-08 1990-06-26 Micron Technology, Inc. Semiconductor fuse blowing and verifying method and apparatus
US5157664A (en) * 1989-09-21 1992-10-20 Texas Instruments Incorporated Tester for semiconductor memory devices
US5089993B1 (en) * 1989-09-29 1998-12-01 Texas Instruments Inc Memory module arranged for data and parity bits
KR920005798A (ko) * 1990-04-18 1992-04-03 미타 가쓰시게 반도체 집적회로
DE69122481T2 (de) * 1990-12-14 1997-02-20 Sgs Thomson Microelectronics Halbleiterspeicher mit Multiplex-Redundanz
US5241496A (en) * 1991-08-19 1993-08-31 Micron Technology, Inc. Array of read-only memory cells, eacch of which has a one-time, voltage-programmable antifuse element constructed within a trench shared by a pair of cells
US5110754A (en) * 1991-10-04 1992-05-05 Micron Technology, Inc. Method of making a DRAM capacitor for use as an programmable antifuse for redundancy repair/options on a DRAM
US5257229A (en) * 1992-01-31 1993-10-26 Sgs-Thomson Microelectronics, Inc. Column redundancy architecture for a read/write memory
JPH0612878A (ja) * 1992-06-25 1994-01-21 Mitsubishi Electric Corp 半導体メモリ装置
JP2856988B2 (ja) * 1992-08-21 1999-02-10 株式会社東芝 半導体集積回路
US5422850A (en) * 1993-07-12 1995-06-06 Texas Instruments Incorporated Semiconductor memory device and defective memory cell repair circuit
US5506499A (en) * 1995-06-05 1996-04-09 Neomagic Corp. Multiple probing of an auxilary test pad which allows for reliable bonding to a primary bonding pad

Also Published As

Publication number Publication date
JP2001500659A (ja) 2001-01-16
WO1998012706A1 (en) 1998-03-26
DE69708314T2 (de) 2002-07-25
KR20000048488A (ko) 2000-07-25
EP0928486A1 (de) 1999-07-14
TW356576B (en) 1999-04-21
US5796746A (en) 1998-08-18
KR100400952B1 (ko) 2003-10-10
JP3705443B2 (ja) 2005-10-12
EP0928486B1 (de) 2001-11-14
ATE208953T1 (de) 2001-11-15
AU4074397A (en) 1998-04-14

Similar Documents

Publication Publication Date Title
DE69708314T2 (de) Verfahren und vorrichtung zum prüfen integrierter schaltkreischips in einem integrierten schaltkreismodul
US7307441B2 (en) Integrated circuit chips and wafers including on-chip test element group circuits, and methods of fabricating and testing same
US5489538A (en) Method of die burn-in
US3746973A (en) Testing of metallization networks on insulative substrates supporting semiconductor chips
US5918107A (en) Method and system for fabricating and testing assemblies containing wire bonded semiconductor dice
US6871307B2 (en) Efficient test structure for non-volatile memory and other semiconductor integrated circuits
US5237269A (en) Connections between circuit chips and a temporary carrier for use in burn-in tests
ATE125386T1 (de) Verfahren und vorrichtung zum internen paralleltest von halbleiterspeichern.
TW376456B (en) Semiconductor IC tester
Zorian A universal testability strategy for multi-chip modules based on BIST and boundary-scan
US7259579B2 (en) Method and apparatus for semiconductor testing utilizing dies with integrated circuit
US7403027B2 (en) Apparatuses and methods for outputting signals during self-heat burn-in modes of operation
JP2000323539A (ja) 半導体装置をウエーハ面上でバーンイン処理するための装置
US6788091B1 (en) Method and apparatus for automatic marking of integrated circuits in wafer scale testing
KR100465541B1 (ko) 멀티 프로빙 패드를 구비한 반도체 테스트 장치
JP2000124278A (ja) 半導体装置及び半導体装置の試験方法
JP2000124280A (ja) ウエハバーンインに対応する半導体装置
DE3887335D1 (de) Integrierte schaltungen.
York et al. Enhancement of MCM testability using an embedded reconfigurable FPGA
US20030210068A1 (en) Apparatus of testing semiconductor
KR19980015442A (ko) 반도체칩의 리드 오픈 검사 장치
Flint MCM test strategy synthesis from chip test and board test approaches
JPS60110132A (ja) 半導体集積回路ウェハ
JPH05114639A (ja) 半導体集積回路
JPS615539A (ja) 半導体装置

Legal Events

Date Code Title Description
8364 No opposition during term of opposition