GB9509987D0
(en)
*
|
1995-05-17 |
1995-07-12 |
Sgs Thomson Microelectronics |
Manipulation of data
|
DE69836408T2
(de)
*
|
1997-04-08 |
2007-09-27 |
Sony Computer Entertainment Inc. |
Verfahren zum Ausführen von arithmetischen und logischen Operationen in Feldern eines Wort-Operanden
|
US6049865A
(en)
*
|
1997-12-18 |
2000-04-11 |
Motorola, Inc. |
Method and apparatus for implementing floating point projection instructions
|
GB9727398D0
(en)
*
|
1997-12-29 |
1998-02-25 |
Sgs Thomson Microelectronics |
Run-length encoding
|
GB9801713D0
(en)
*
|
1998-01-27 |
1998-03-25 |
Sgs Thomson Microelectronics |
Executing permutations
|
EP1044407B1
(de)
*
|
1998-10-09 |
2014-02-26 |
Koninklijke Philips N.V. |
Vektordatenprozessor mit geschützten befehlen
|
WO2001016702A1
(en)
|
1999-09-01 |
2001-03-08 |
Intel Corporation |
Register set used in multithreaded parallel processor architecture
|
US6772325B1
(en)
*
|
1999-10-01 |
2004-08-03 |
Hitachi, Ltd. |
Processor architecture and operation for exploiting improved branch control instruction
|
US6598128B1
(en)
|
1999-10-01 |
2003-07-22 |
Hitachi, Ltd. |
Microprocessor having improved memory management unit and cache memory
|
US6412043B1
(en)
|
1999-10-01 |
2002-06-25 |
Hitachi, Ltd. |
Microprocessor having improved memory management unit and cache memory
|
US6629207B1
(en)
|
1999-10-01 |
2003-09-30 |
Hitachi, Ltd. |
Method for loading instructions or data into a locked way of a cache memory
|
US6553460B1
(en)
|
1999-10-01 |
2003-04-22 |
Hitachi, Ltd. |
Microprocessor having improved memory management unit and cache memory
|
US7127595B1
(en)
*
|
2000-02-16 |
2006-10-24 |
Promos Technologies, Inc. |
Method and system for configuring to a desired order the order of a data array
|
US6804771B1
(en)
|
2000-07-25 |
2004-10-12 |
University Of Washington |
Processor with register file accessible by row column to achieve data array transposition
|
US7681018B2
(en)
*
|
2000-08-31 |
2010-03-16 |
Intel Corporation |
Method and apparatus for providing large register address space while maximizing cycletime performance for a multi-threaded register file set
|
US20020053017A1
(en)
*
|
2000-09-01 |
2002-05-02 |
Adiletta Matthew J. |
Register instructions for a multithreaded processor
|
US7155601B2
(en)
*
|
2001-02-14 |
2006-12-26 |
Intel Corporation |
Multi-element operand sub-portion shuffle instruction execution
|
US7631025B2
(en)
*
|
2001-10-29 |
2009-12-08 |
Intel Corporation |
Method and apparatus for rearranging data between multiple registers
|
US7725521B2
(en)
*
|
2001-10-29 |
2010-05-25 |
Intel Corporation |
Method and apparatus for computing matrix transformations
|
US20040054877A1
(en)
|
2001-10-29 |
2004-03-18 |
Macy William W. |
Method and apparatus for shuffling data
|
US7818356B2
(en)
|
2001-10-29 |
2010-10-19 |
Intel Corporation |
Bitstream buffer manipulation with a SIMD merge instruction
|
US7624138B2
(en)
|
2001-10-29 |
2009-11-24 |
Intel Corporation |
Method and apparatus for efficient integer transform
|
US7685212B2
(en)
*
|
2001-10-29 |
2010-03-23 |
Intel Corporation |
Fast full search motion estimation with SIMD merge instruction
|
US7739319B2
(en)
*
|
2001-10-29 |
2010-06-15 |
Intel Corporation |
Method and apparatus for parallel table lookup using SIMD instructions
|
JP3753991B2
(ja)
*
|
2002-02-15 |
2006-03-08 |
株式会社ルネサステクノロジ |
プロセッサ、該プロセッサにおける演算命令処理方法及び演算制御方法
|
US7437724B2
(en)
*
|
2002-04-03 |
2008-10-14 |
Intel Corporation |
Registers for data transfers
|
US6986023B2
(en)
*
|
2002-08-09 |
2006-01-10 |
Intel Corporation |
Conditional execution of coprocessor instruction based on main processor arithmetic flags
|
US7392368B2
(en)
*
|
2002-08-09 |
2008-06-24 |
Marvell International Ltd. |
Cross multiply and add instruction and multiply and subtract instruction SIMD execution on real and imaginary components of a plurality of complex data elements
|
JP2005535966A
(ja)
*
|
2002-08-09 |
2005-11-24 |
インテル・コーポレーション |
アライメントまたはブロードキャスト命令を含むマルチメディア・コプロセッサの制御メカニズム
|
GB2409064B
(en)
*
|
2003-12-09 |
2006-09-13 |
Advanced Risc Mach Ltd |
A data processing apparatus and method for performing in parallel a data processing operation on data elements
|
GB2409065B
(en)
*
|
2003-12-09 |
2006-10-25 |
Advanced Risc Mach Ltd |
Multiplexing operations in SIMD processing
|
GB2409060B
(en)
*
|
2003-12-09 |
2006-08-09 |
Advanced Risc Mach Ltd |
Moving data between registers of different register data stores
|
GB2411974C
(en)
*
|
2003-12-09 |
2009-09-23 |
Advanced Risc Mach Ltd |
Data shift operations
|
GB2409067B
(en)
*
|
2003-12-09 |
2006-12-13 |
Advanced Risc Mach Ltd |
Endianess compensation within a SIMD data processing system
|
GB2409059B
(en)
*
|
2003-12-09 |
2006-09-27 |
Advanced Risc Mach Ltd |
A data processing apparatus and method for moving data between registers and memory
|
GB2411976B
(en)
*
|
2003-12-09 |
2006-07-19 |
Advanced Risc Mach Ltd |
A data processing apparatus and method for moving data between registers and memory
|
GB2409066B
(en)
*
|
2003-12-09 |
2006-09-27 |
Advanced Risc Mach Ltd |
A data processing apparatus and method for moving data between registers and memory
|
GB2411973B
(en)
*
|
2003-12-09 |
2006-09-27 |
Advanced Risc Mach Ltd |
Constant generation in SMD processing
|
GB2411975B
(en)
*
|
2003-12-09 |
2006-10-04 |
Advanced Risc Mach Ltd |
Data processing apparatus and method for performing arithmetic operations in SIMD data processing
|
GB2409068A
(en)
*
|
2003-12-09 |
2005-06-15 |
Advanced Risc Mach Ltd |
Data element size control within parallel lanes of processing
|
GB2409062C
(en)
*
|
2003-12-09 |
2007-12-11 |
Advanced Risc Mach Ltd |
Aliasing data processing registers
|
GB2409061B
(en)
*
|
2003-12-09 |
2006-09-13 |
Advanced Risc Mach Ltd |
Table lookup operation within a data processing system
|
GB2409063B
(en)
*
|
2003-12-09 |
2006-07-12 |
Advanced Risc Mach Ltd |
Vector by scalar operations
|
GB2410097B
(en)
*
|
2004-01-13 |
2006-11-01 |
Advanced Risc Mach Ltd |
A data processing apparatus and method for performing data processing operations on floating point data elements
|
GB2411978B
(en)
*
|
2004-03-10 |
2007-04-04 |
Advanced Risc Mach Ltd |
Inserting bits within a data word
|
US9557994B2
(en)
*
|
2004-07-13 |
2017-01-31 |
Arm Limited |
Data processing apparatus and method for performing N-way interleaving and de-interleaving operations where N is an odd plural number
|
WO2006017339A2
(en)
*
|
2004-07-13 |
2006-02-16 |
3Plus1 Technology, Inc. |
Programmable processor system with two types of sub-processors to execute multimedia applications
|
US7958181B2
(en)
|
2006-09-21 |
2011-06-07 |
Intel Corporation |
Method and apparatus for performing logical compare operations
|
GB2444744B
(en)
*
|
2006-12-12 |
2011-05-25 |
Advanced Risc Mach Ltd |
Apparatus and method for performing re-arrangement operations on data
|
US8078836B2
(en)
|
2007-12-30 |
2011-12-13 |
Intel Corporation |
Vector shuffle instructions operating on multiple lanes each having a plurality of data elements using a common set of per-lane control bits
|
US9086872B2
(en)
*
|
2009-06-30 |
2015-07-21 |
Intel Corporation |
Unpacking packed data in multiple lanes
|
US20140281418A1
(en)
*
|
2013-03-14 |
2014-09-18 |
Shihjong J. Kuo |
Multiple Data Element-To-Multiple Data Element Comparison Processors, Methods, Systems, and Instructions
|
US9880845B2
(en)
|
2013-11-15 |
2018-01-30 |
Qualcomm Incorporated |
Vector processing engines (VPEs) employing format conversion circuitry in data flow paths between vector data memory and execution units to provide in-flight format-converting of input vector data to execution units for vector processing operations, and related vector processor systems and methods
|
US9977676B2
(en)
|
2013-11-15 |
2018-05-22 |
Qualcomm Incorporated |
Vector processing engines (VPEs) employing reordering circuitry in data flow paths between execution units and vector data memory to provide in-flight reordering of output vector data stored to vector data memory, and related vector processor systems and methods
|
EP3001306A1
(de)
*
|
2014-09-25 |
2016-03-30 |
Intel Corporation |
Prozessoren, Verfahren, Systeme und Anweisungen zum Verschachteln von Bitgruppen
|
US20190272175A1
(en)
*
|
2018-03-01 |
2019-09-05 |
Qualcomm Incorporated |
Single pack & unpack network and method for variable bit width data formats for computational machines
|