DE69332407T2 - Herstellung von Halbleiteranordnungen auf SOI substraten - Google Patents

Herstellung von Halbleiteranordnungen auf SOI substraten

Info

Publication number
DE69332407T2
DE69332407T2 DE69332407T DE69332407T DE69332407T2 DE 69332407 T2 DE69332407 T2 DE 69332407T2 DE 69332407 T DE69332407 T DE 69332407T DE 69332407 T DE69332407 T DE 69332407T DE 69332407 T2 DE69332407 T2 DE 69332407T2
Authority
DE
Germany
Prior art keywords
manufacture
semiconductor devices
soi substrates
soi
substrates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69332407T
Other languages
English (en)
Other versions
DE69332407D1 (de
Inventor
Douglas Beasom
James Mclachlan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Harris Corp
Original Assignee
Harris Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Harris Corp filed Critical Harris Corp
Application granted granted Critical
Publication of DE69332407D1 publication Critical patent/DE69332407D1/de
Publication of DE69332407T2 publication Critical patent/DE69332407T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
    • H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/46—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76275—Vertical isolation by bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76286—Lateral isolation by refilling of trenches with polycristalline material
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/012—Bonding, e.g. electrostatic for strain gauges
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/05—Etch and refill
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/938—Lattice strain control or utilization
DE69332407T 1992-06-17 1993-06-17 Herstellung von Halbleiteranordnungen auf SOI substraten Expired - Fee Related DE69332407T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US90020292A 1992-06-17 1992-06-17
PCT/US1993/005828 WO1993026041A1 (en) 1992-06-17 1993-06-17 Bonded wafer processing

Publications (2)

Publication Number Publication Date
DE69332407D1 DE69332407D1 (de) 2002-11-21
DE69332407T2 true DE69332407T2 (de) 2003-06-18

Family

ID=25412130

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69332407T Expired - Fee Related DE69332407T2 (de) 1992-06-17 1993-06-17 Herstellung von Halbleiteranordnungen auf SOI substraten

Country Status (5)

Country Link
US (2) US5780311A (de)
EP (1) EP0646286B1 (de)
JP (1) JPH08501900A (de)
DE (1) DE69332407T2 (de)
WO (1) WO1993026041A1 (de)

Families Citing this family (91)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69317800T2 (de) * 1992-01-28 1998-09-03 Canon Kk Verfahren zur Herstellung einer Halbleiteranordnung
US6674562B1 (en) * 1994-05-05 2004-01-06 Iridigm Display Corporation Interferometric modulation of radiation
JP2526786B2 (ja) * 1993-05-22 1996-08-21 日本電気株式会社 半導体装置及びその製造方法
US7550794B2 (en) * 2002-09-20 2009-06-23 Idc, Llc Micromechanical systems device comprising a displaceable electrode and a charge-trapping layer
WO1996020497A1 (en) * 1994-12-23 1996-07-04 Philips Electronics N.V. Method of manufacturing semiconductor devices with semiconductor elements formed in a layer of semiconductor material glued on a support wafer
DE19538005A1 (de) 1995-10-12 1997-04-17 Fraunhofer Ges Forschung Verfahren zum Erzeugen einer Grabenisolation in einem Substrat
JP3378135B2 (ja) * 1996-02-02 2003-02-17 三菱電機株式会社 半導体装置とその製造方法
US5930652A (en) * 1996-05-28 1999-07-27 Motorola, Inc. Semiconductor encapsulation method
JP3139426B2 (ja) * 1997-10-15 2001-02-26 日本電気株式会社 半導体装置
US6303967B1 (en) 1998-02-05 2001-10-16 Integration Associates, Inc. Process for producing an isolated planar high speed pin photodiode
US6027956A (en) * 1998-02-05 2000-02-22 Integration Associates, Inc. Process for producing planar dielectrically isolated high speed pin photodiode
US6548878B1 (en) 1998-02-05 2003-04-15 Integration Associates, Inc. Method for producing a thin distributed photodiode structure
US6458619B1 (en) 1998-02-05 2002-10-01 Integration Associates, Inc. Process for producing an isolated planar high speed pin photodiode with improved capacitance
US6753586B1 (en) 1998-03-09 2004-06-22 Integration Associates Inc. Distributed photodiode structure having majority dopant gradient and method for making same
US8928967B2 (en) 1998-04-08 2015-01-06 Qualcomm Mems Technologies, Inc. Method and device for modulating light
WO1999052006A2 (en) 1998-04-08 1999-10-14 Etalon, Inc. Interferometric modulation of radiation
US6013936A (en) * 1998-08-06 2000-01-11 International Business Machines Corporation Double silicon-on-insulator device and method therefor
US6815774B1 (en) * 1998-10-29 2004-11-09 Mitsubishi Materials Silicon Corporation Dielectrically separated wafer and method of the same
US6362075B1 (en) * 1999-06-30 2002-03-26 Harris Corporation Method for making a diffused back-side layer on a bonded-wafer with a thick bond oxide
US6690078B1 (en) 1999-08-05 2004-02-10 Integration Associates, Inc. Shielded planar dielectrically isolated high speed pin photodiode and method for producing same
EP1089328A1 (de) * 1999-09-29 2001-04-04 Infineon Technologies AG Verfahren zur Herstellung eines Halbleiterbauelementes
US6693033B2 (en) 2000-02-10 2004-02-17 Motorola, Inc. Method of removing an amorphous oxide from a monocrystalline surface
US6399427B1 (en) * 2000-02-24 2002-06-04 Advanced Micro Devices, Inc. Formation of ultra-thin active device area on semiconductor on insulator (SOI) substrate
FR2812451B1 (fr) * 2000-07-28 2003-01-10 St Microelectronics Sa Procede de fabrication d'un ensemble silicium sur isolant a ilots minces semi-conducteurs entoures d'un materiau isolant
US6638838B1 (en) 2000-10-02 2003-10-28 Motorola, Inc. Semiconductor structure including a partially annealed layer and method of forming the same
US7123448B1 (en) * 2000-10-13 2006-10-17 Seagate Technology, Llc Extended alumina basecoat advanced air bearing slider
JP2002141253A (ja) * 2000-10-31 2002-05-17 Disco Abrasive Syst Ltd 半導体装置
EP1217656A1 (de) * 2000-12-20 2002-06-26 STMicroelectronics S.r.l. Herstellungverfahren von Komponenten in einer Halbleiterscheibe mit Reduzierung der Anfangsdicke der Scheibe
US6673646B2 (en) 2001-02-28 2004-01-06 Motorola, Inc. Growth of compound semiconductor structures on patterned oxide films and process for fabricating same
US7238622B2 (en) * 2001-04-17 2007-07-03 California Institute Of Technology Wafer bonded virtual substrate and method for forming the same
US20050026432A1 (en) * 2001-04-17 2005-02-03 Atwater Harry A. Wafer bonded epitaxial templates for silicon heterostructures
US6709989B2 (en) 2001-06-21 2004-03-23 Motorola, Inc. Method for fabricating a semiconductor structure including a metal oxide interface with silicon
US6485992B1 (en) * 2001-07-03 2002-11-26 Memc Electronic Materials, Inc. Process for making wafers for ion implantation monitoring
US6646293B2 (en) 2001-07-18 2003-11-11 Motorola, Inc. Structure for fabricating high electron mobility transistors utilizing the formation of complaint substrates
US6693298B2 (en) 2001-07-20 2004-02-17 Motorola, Inc. Structure and method for fabricating epitaxial semiconductor on insulator (SOI) structures and devices utilizing the formation of a compliant substrate for materials used to form same
US6667196B2 (en) 2001-07-25 2003-12-23 Motorola, Inc. Method for real-time monitoring and controlling perovskite oxide film growth and semiconductor structure formed using the method
US6603916B1 (en) 2001-07-26 2003-08-05 Lightwave Microsystems Corporation Lightwave circuit assembly having low deformation balanced sandwich substrate
US6589856B2 (en) 2001-08-06 2003-07-08 Motorola, Inc. Method and apparatus for controlling anti-phase domains in semiconductor structures and devices
US6639249B2 (en) 2001-08-06 2003-10-28 Motorola, Inc. Structure and method for fabrication for a solid-state lighting device
US6673667B2 (en) 2001-08-15 2004-01-06 Motorola, Inc. Method for manufacturing a substantially integral monolithic apparatus including a plurality of semiconductor materials
EP1302984A1 (de) * 2001-10-09 2003-04-16 STMicroelectronics S.r.l. Schutzstruktur gegen elektrostatische Entladungen (ESD) für ein auf einem SOI-Substrat integriertes elektronisches Bauelement und entsprechendes Integrationsverfahren
US6555444B1 (en) * 2002-01-16 2003-04-29 Intel Corporation Device and method for core buildup using a separator
US7169685B2 (en) * 2002-02-25 2007-01-30 Micron Technology, Inc. Wafer back side coating to balance stress from passivation layer on front of wafer and be used as die attach adhesive
US6887793B2 (en) * 2002-05-29 2005-05-03 Taiwan Semiconductor Manufacturing Co., Ltd Method for plasma etching a wafer after backside grinding
US6743662B2 (en) * 2002-07-01 2004-06-01 Honeywell International, Inc. Silicon-on-insulator wafer for RF integrated circuit
US7781850B2 (en) 2002-09-20 2010-08-24 Qualcomm Mems Technologies, Inc. Controlling electromechanical behavior of structures within a microelectromechanical systems device
US6815234B2 (en) * 2002-12-31 2004-11-09 Infineon Technologies Aktiengesellschaft Reducing stress in integrated circuits
WO2005060723A2 (en) * 2003-12-02 2005-07-07 California Institute Of Technology Wafer bonded epitaxial templates for silicon heterostructures
EP2246726B1 (de) 2004-07-29 2013-04-03 QUALCOMM MEMS Technologies, Inc. System und Verfahren zum mikroelektromechanischen Betrieb eines interferometrischen Modulators
US7161730B2 (en) * 2004-09-27 2007-01-09 Idc, Llc System and method for providing thermal compensation for an interferometric modulator display
DE102004048626B3 (de) * 2004-10-06 2006-04-13 X-Fab Semiconductor Foundries Ag Oxidationsverfahren von Siliziumscheiben zur Reduzierung von mechanischen Spannungen
JP4720163B2 (ja) * 2004-12-02 2011-07-13 株式会社Ｓｕｍｃｏ Ｓｏｉウェーハの製造方法
US7262112B2 (en) * 2005-06-27 2007-08-28 The Regents Of The University Of California Method for producing dislocation-free strained crystalline films
DE102005030466B4 (de) * 2005-06-28 2012-10-25 Infineon Technologies Ag Halbleiterwafer mit Verdrahtungsstrukturen und Halbleiterbauelement sowie Verfahren zur Herstellung desselben
JP2007012897A (ja) * 2005-06-30 2007-01-18 Nec Electronics Corp 半導体装置およびその製造方法
KR20080040715A (ko) 2005-07-22 2008-05-08 콸콤 인코포레이티드 Ｍｅｍｓ 장치를 위한 지지 구조물 및 그 방법들
EP2495212A3 (de) 2005-07-22 2012-10-31 QUALCOMM MEMS Technologies, Inc. MEMS-Vorrichtungen mit Stützstrukturen und Herstellungsverfahren dafür
DE102005058654B4 (de) * 2005-12-07 2015-06-11 Infineon Technologies Ag Verfahren zum flächigen Fügen von Komponenten von Halbleiterbauelementen
US7795061B2 (en) 2005-12-29 2010-09-14 Qualcomm Mems Technologies, Inc. Method of creating MEMS device cavities by a non-etching process
US7916980B2 (en) 2006-01-13 2011-03-29 Qualcomm Mems Technologies, Inc. Interconnect structure for MEMS device
US7382515B2 (en) 2006-01-18 2008-06-03 Qualcomm Mems Technologies, Inc. Silicon-rich silicon nitrides as etch stops in MEMS manufacture
US7547568B2 (en) * 2006-02-22 2009-06-16 Qualcomm Mems Technologies, Inc. Electrical conditioning of MEMS device and insulating layer thereof
US7450295B2 (en) 2006-03-02 2008-11-11 Qualcomm Mems Technologies, Inc. Methods for producing MEMS with protective coatings using multi-component sacrificial layers
US7706042B2 (en) * 2006-12-20 2010-04-27 Qualcomm Mems Technologies, Inc. MEMS device and interconnects for same
US7719752B2 (en) 2007-05-11 2010-05-18 Qualcomm Mems Technologies, Inc. MEMS structures, methods of fabricating MEMS components on separate substrates and assembly of same
KR101108709B1 (ko) * 2007-07-12 2012-01-30 삼성전자주식회사 반도체 장치 및 반도체 장치의 제조 방법
CN101802985A (zh) * 2007-09-14 2010-08-11 高通Mems科技公司 用于微机电系统生产的蚀刻工艺
US7682933B1 (en) * 2007-09-26 2010-03-23 The United States Of America As Represented By The Secretary Of The Air Force Wafer alignment and bonding
US7851239B2 (en) * 2008-06-05 2010-12-14 Qualcomm Mems Technologies, Inc. Low temperature amorphous silicon sacrificial layer for controlled adhesion in MEMS devices
US8048807B2 (en) * 2008-09-05 2011-11-01 Taiwan Semiconductor Manufacturing Company, Ltd. Method and apparatus for thinning a substrate
FR2941302B1 (fr) * 2009-01-19 2011-04-15 Soitec Silicon On Insulator Procede de test sur le substrat support d'un substrat de type "semi-conducteur sur isolant".
US20100314725A1 (en) * 2009-06-12 2010-12-16 Qualcomm Incorporated Stress Balance Layer on Semiconductor Wafer Backside
JP2011029618A (ja) * 2009-06-25 2011-02-10 Sumco Corp Ｓｉｍｏｘウェーハの製造方法、ｓｉｍｏｘウェーハ
US8691663B2 (en) * 2009-11-06 2014-04-08 Alliance For Sustainable Energy, Llc Methods of manipulating stressed epistructures
US8330245B2 (en) * 2010-02-25 2012-12-11 Memc Electronic Materials, Inc. Semiconductor wafers with reduced roll-off and bonded and unbonded SOI structures produced from same
US8535544B2 (en) 2010-07-26 2013-09-17 International Business Machines Corporation Structure and method to form nanopore
US8440532B2 (en) 2010-07-27 2013-05-14 International Business Machines Corporation Structure and method for making metal semiconductor field effect transistor (MOSFET) with isolation last process
US8846500B2 (en) * 2010-12-13 2014-09-30 Semiconductor Components Industries, Llc Method of forming a gettering structure having reduced warpage and gettering a semiconductor wafer therewith
JP5853389B2 (ja) * 2011-03-28 2016-02-09 ソニー株式会社 半導体装置及び半導体装置の製造方法。
EP2600389B1 (de) 2011-11-29 2020-01-15 IMEC vzw Verfahren zum Bonden von Halbleitersubstraten
US8927334B2 (en) 2012-09-25 2015-01-06 International Business Machines Corporation Overcoming chip warping to enhance wetting of solder bumps and flip chip attaches in a flip chip package
US9397051B2 (en) 2013-12-03 2016-07-19 Invensas Corporation Warpage reduction in structures with electrical circuitry
US9997348B2 (en) 2016-09-28 2018-06-12 International Business Machines Corporation Wafer stress control and topography compensation
FR3064398B1 (fr) 2017-03-21 2019-06-07 Soitec Structure de type semi-conducteur sur isolant, notamment pour un capteur d'image de type face avant, et procede de fabrication d'une telle structure
CN107731668B (zh) * 2017-08-31 2018-11-13 长江存储科技有限责任公司 3d nand混合键合工艺中补偿晶圆应力的方法
CN108649034B (zh) * 2018-05-11 2019-08-06 长江存储科技有限责任公司 半导体结构及其形成方法
CN220502678U (zh) * 2019-01-16 2024-02-20 株式会社村田制作所 具有腔体的硅基板以及使用了该硅基板的腔体soi基板
TWI734318B (zh) * 2019-12-25 2021-07-21 合晶科技股份有限公司 絕緣層上覆矽的製造方法
CN111276542B (zh) * 2020-02-17 2022-08-09 绍兴中芯集成电路制造股份有限公司 沟槽型mos器件及其制造方法
US11830773B2 (en) * 2020-02-26 2023-11-28 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device with isolation structures
CN113964024B (zh) * 2021-12-21 2022-06-03 广州粤芯半导体技术有限公司 半导体器件的制备方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3966577A (en) * 1973-08-27 1976-06-29 Trw Inc. Dielectrically isolated semiconductor devices
JPS57170539A (en) * 1981-04-13 1982-10-20 Fujitsu Ltd Manufacture of semiconductor device
JPH01179342A (ja) * 1988-01-05 1989-07-17 Toshiba Corp 複合半導体結晶体
US5049968A (en) * 1988-02-08 1991-09-17 Kabushiki Kaisha Toshiba Dielectrically isolated substrate and semiconductor device using the same
JPH01215041A (ja) * 1988-02-24 1989-08-29 Sony Corp 半導体基板
JP2763107B2 (ja) * 1988-05-30 1998-06-11 株式会社東芝 誘電体分離半導体基板およびその製造方法
JPH0298047A (ja) * 1988-10-04 1990-04-10 Matsushita Electric Ind Co Ltd アルカリ蓄電池用カドミウム負極
JPH02298047A (ja) * 1989-05-12 1990-12-10 Toshiba Corp 誘電体分離型半導体基板の製造方法
JPH0355822A (ja) * 1989-07-25 1991-03-11 Shin Etsu Handotai Co Ltd 半導体素子形成用基板の製造方法
JPH0394416A (ja) * 1989-09-07 1991-04-19 Sumitomo Metal Mining Co Ltd Ｓｏｉ基板の製造方法
JPH03129854A (ja) * 1989-10-16 1991-06-03 Toshiba Corp 半導体装置の製造方法
DE69126153T2 (de) * 1990-02-28 1998-01-08 Shinetsu Handotai Kk Verfahren zur Herstellung von verbundenen Halbleiterplättchen
JP2721265B2 (ja) * 1990-07-05 1998-03-04 株式会社東芝 半導体基板の製造方法
JPH0488657A (ja) * 1990-07-31 1992-03-23 Toshiba Corp 半導体装置とその製造方法
US5113236A (en) * 1990-12-14 1992-05-12 North American Philips Corporation Integrated circuit device particularly adapted for high voltage applications
JPH07118505B2 (ja) * 1990-12-28 1995-12-18 信越半導体株式会社 誘電体分離基板の製造方法
US5276338A (en) * 1992-05-15 1994-01-04 International Business Machines Corporation Bonded wafer structure having a buried insulation layer

Also Published As

Publication number Publication date
US5780311A (en) 1998-07-14
EP0646286B1 (de) 2002-10-16
JPH08501900A (ja) 1996-02-27
WO1993026041A1 (en) 1993-12-23
EP0646286A1 (de) 1995-04-05
US5801084A (en) 1998-09-01
DE69332407D1 (de) 2002-11-21

Similar Documents

Publication Publication Date Title
DE69332407D1 (de) Herstellung von Halbleiteranordnungen auf SOI substraten
DE69624413D1 (de) Verbesserungen bei der Herstellung von Halbleitervorrichtungen
DE69619330D1 (de) Herstellung von Halbleiterwafern
DE3856475D1 (de) Monokristallines Dünnschichtsubstrat
DE69320210D1 (de) Einkristallines silizium auf quarz
DE69330542T2 (de) Halbleitertransistor
DE69716367T2 (de) Herstellung von Siliziumsubstraten
DE69312101D1 (de) Siliconelastomere
DE69321109T2 (de) Herstellung von trifluorvinylethern
DE69315370T2 (de) Herstellung von rauhen Silizium-Oberflächen
DE69213862T2 (de) Herstellung von Aluminoxanen
DE69115799D1 (de) Herstellung von Halbleiterpackungen
DE59309920D1 (de) Phosphorylierung von Epoxiden
ITMI920338A0 (it) Dispositivo di isolamento del substrato
FI930148A (fi) Foerfarande foer enantioselektiv epoxidation av i 6-staellning substituerade kromener
DE69317853D1 (de) Integrierte Halbleiterschaltung
DE69207629D1 (de) Herstellung von Siloxanen
DE69323271T2 (de) Emulsionsklebmittel des Zweiteile-Typs
KR940006795U (ko) 관리기의 측방장착식 적치대
DE69325271D1 (de) Hydrosilylierung von fullarenen
KR930004052U (ko) 탭 아이씨(tab ic)의 고정구조
KR950012608U (ko) 박막 트랜지스터의 구조
KR930019039U (ko) 기판 착탈 장치
KR930026515U (ko) 반도체 식각장치
KR940023570U (ko) 웨이퍼 홀더의 구조

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee