DE69328509T2 - Mustererkennungs- und Synchronisationsschaltung - Google Patents

Mustererkennungs- und Synchronisationsschaltung

Info

Publication number
DE69328509T2
DE69328509T2 DE69328509T DE69328509T DE69328509T2 DE 69328509 T2 DE69328509 T2 DE 69328509T2 DE 69328509 T DE69328509 T DE 69328509T DE 69328509 T DE69328509 T DE 69328509T DE 69328509 T2 DE69328509 T2 DE 69328509T2
Authority
DE
Germany
Prior art keywords
pattern recognition
synchronization circuit
synchronization
circuit
recognition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69328509T
Other languages
English (en)
Other versions
DE69328509D1 (de
Inventor
Donald Best
Alvin Schultz
Richard Carickhoff
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of DE69328509D1 publication Critical patent/DE69328509D1/de
Application granted granted Critical
Publication of DE69328509T2 publication Critical patent/DE69328509T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/10—Indexing; Addressing; Timing or synchronising; Measuring tape travel
    • G11B27/19—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier
    • G11B27/28—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording
    • G11B27/30—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording on the same track as the main recording
    • G11B27/3027—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording on the same track as the main recording used signal is digitally coded
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/12—Formatting, e.g. arrangement of data block or words on the record carriers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/08—Speed or phase control by synchronisation signals the synchronisation signals recurring cyclically
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
    • H04L7/0066—Detection of the synchronisation error by features other than the received signal transition detection of error based on transmission code rule
DE69328509T 1992-02-13 1993-02-05 Mustererkennungs- und Synchronisationsschaltung Expired - Fee Related DE69328509T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/835,644 US5297185A (en) 1992-02-13 1992-02-13 Pattern detection and synchronization circuit

Publications (2)

Publication Number Publication Date
DE69328509D1 DE69328509D1 (de) 2000-06-08
DE69328509T2 true DE69328509T2 (de) 2001-01-11

Family

ID=25270073

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69328509T Expired - Fee Related DE69328509T2 (de) 1992-02-13 1993-02-05 Mustererkennungs- und Synchronisationsschaltung

Country Status (5)

Country Link
US (1) US5297185A (de)
EP (1) EP0555920B1 (de)
JP (1) JPH0620401A (de)
DE (1) DE69328509T2 (de)
NO (1) NO930461L (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5588030A (en) * 1993-10-13 1996-12-24 Maxtor Corporation Apparatus and method for the synchronization of data in a bit stream
JP2749263B2 (ja) * 1994-07-07 1998-05-13 三洋電機株式会社 フレーム同期再生回路
US5570306A (en) * 1994-11-01 1996-10-29 Intel Corporation Method and apparatus for recognizing a bit pattern in a string of bits, altering the string of bits, and removing the alteration from the string of bits
US5590159A (en) * 1995-02-07 1996-12-31 Wandel & Goltermann Technologies, Inc. Digital data sequence pattern filtering
US5727004A (en) * 1995-03-14 1998-03-10 Adaptive Networks, Inc. Method and apparatus for data encoding and communication over noisy media
ES2193232T3 (es) * 1996-01-03 2003-11-01 Ibm Metodo y aparato robustos que permiten una comunicacion optica inalambrica, multimodo.
JP2924831B2 (ja) * 1996-11-15 1999-07-26 日本電気株式会社 データ記録再生装置
US6091785A (en) * 1997-09-25 2000-07-18 Trimble Navigation Limited Receiver having a memory based search for fast acquisition of a spread spectrum signal
US6636994B1 (en) 2000-05-26 2003-10-21 Synthesys Apparatus and method for examining bit values during bit error location measurements
US6963887B2 (en) * 2000-09-22 2005-11-08 Sarnoff Corporation Method and device for performing data pattern matching
US20030043938A1 (en) * 2001-08-28 2003-03-06 Optix Networks Inc. Apparatus and method for periodic pattern detection
US6766488B2 (en) * 2001-10-15 2004-07-20 Nohau Corporation Compressing information using CAM for narrow bit pattern output
US7248659B2 (en) * 2002-02-20 2007-07-24 Freescale Semiconductor, Inc. Method for adjusting acquisition speed in a wireless network
DE10229002B4 (de) * 2002-06-28 2006-01-05 Advanced Micro Devices, Inc., Sunnyvale Mittelwertnachführmechanismus in Datenkommunikationsempfängern
US7512202B2 (en) * 2003-07-28 2009-03-31 Analog Devices, Inc. Harmonic detector system and method
US7405894B2 (en) * 2004-07-08 2008-07-29 Broadcom Corporation Frequency, phase, and gain estimation technique for use in a read channel receiver of a hard disk drive
US11967973B2 (en) 2021-05-06 2024-04-23 Samsung Display Co., Ltd. Low overhead transition encoding codes

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4231071A (en) * 1978-07-17 1980-10-28 Digital Equipment Corporation Reader for data recorded on magnetic disks at plural densities
DE3529435A1 (de) * 1985-08-16 1987-02-26 Bosch Gmbh Robert Verfahren zur uebertragung digital codierter signale
US4675652A (en) * 1986-04-11 1987-06-23 Quantum Corporation Integrated encoder decoder for variable length, zero run length limited codes
JPH0743894B2 (ja) * 1986-06-30 1995-05-15 株式会社東芝 磁気記録再生装置
US4847877A (en) * 1986-11-28 1989-07-11 International Business Machines Corporation Method and apparatus for detecting a predetermined bit pattern within a serial bit stream
US4775985A (en) * 1987-04-06 1988-10-04 Sony Corporation Method of dc-free 8/9 nrz coding using a unique sync word pattern

Also Published As

Publication number Publication date
US5297185A (en) 1994-03-22
DE69328509D1 (de) 2000-06-08
EP0555920A3 (en) 1996-01-10
NO930461D0 (no) 1993-02-10
EP0555920B1 (de) 2000-05-03
JPH0620401A (ja) 1994-01-28
EP0555920A2 (de) 1993-08-18
NO930461L (no) 1993-08-16

Similar Documents

Publication Publication Date Title
DE69422446D1 (de) Mustererkennung
DE69332397D1 (de) Mustererkennungsgerät
DE69330378D1 (de) Mustererkennung
DE69302296D1 (de) Leiterplatte
DE69328509T2 (de) Mustererkennungs- und Synchronisationsschaltung
DE69317350D1 (de) Vergleichsschaltung
DE69332333D1 (de) Synchronisierungsschaltung
DE69332008D1 (de) Zeichenmusterverfahren und -gerät
DE69529319T2 (de) Mustererkennung
DE69119345T2 (de) Synchronisierungsschaltung
DE69429583D1 (de) Synchronisierungsschaltungsanordnung
DE69120244D1 (de) Synchronisierschaltung
DE59304283D1 (de) Schaltungsanordnung
NO930097L (no) Synkroniserende delekrets
DK132992D0 (da) Helstoebt omslutningsstykke
GB9015576D0 (en) Pattern recognition
DE69129676D1 (de) Synchronisierschaltung
KR950701160A (ko) 결합회로
KR970004980A (ko) 회로기판 및 그 제조방법
DE69131397D1 (de) Mustererkennung
FI913046A0 (fi) Hahmontunnistusmenetelmä ja -järjestelmä
KR940008792U (ko) 대소 비교회로
KR940017058U (ko) 직렬종속 구성시의 아이디 인식회로
DE69320616T2 (de) Synchronisierungsschaltung
DE59303835D1 (de) Schaltungsanordnung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee