DE69127873D1 - Speicherzugriffssteuerung - Google Patents

Speicherzugriffssteuerung

Info

Publication number
DE69127873D1
DE69127873D1 DE69127873T DE69127873T DE69127873D1 DE 69127873 D1 DE69127873 D1 DE 69127873D1 DE 69127873 T DE69127873 T DE 69127873T DE 69127873 T DE69127873 T DE 69127873T DE 69127873 D1 DE69127873 D1 DE 69127873D1
Authority
DE
Germany
Prior art keywords
external memory
memory access
enable
access control
independent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69127873T
Other languages
English (en)
Other versions
DE69127873T2 (de
Inventor
Dean Grumlose
Dale Gulick
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of DE69127873D1 publication Critical patent/DE69127873D1/de
Application granted granted Critical
Publication of DE69127873T2 publication Critical patent/DE69127873T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206Monitoring of events, devices or parameters that trigger a change in power modality
    • G06F1/3215Monitoring of peripheral devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04Generating or distributing clock signals or signals derived directly therefrom
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/325Power saving in peripheral device
    • G06F1/3275Power saving in memory, e.g. RAM, cache
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management
DE69127873T 1990-08-20 1991-07-17 Speicherzugriffssteuerung Expired - Fee Related DE69127873T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US56993590A 1990-08-20 1990-08-20

Publications (2)

Publication Number Publication Date
DE69127873D1 true DE69127873D1 (de) 1997-11-13
DE69127873T2 DE69127873T2 (de) 1998-04-16

Family

ID=24277524

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69127873T Expired - Fee Related DE69127873T2 (de) 1990-08-20 1991-07-17 Speicherzugriffssteuerung

Country Status (5)

Country Link
US (1) US5481690A (de)
EP (1) EP0472285B1 (de)
JP (1) JP3250821B2 (de)
AT (1) ATE159107T1 (de)
DE (1) DE69127873T2 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE295571T1 (de) * 1991-03-01 2005-05-15 Advanced Micro Devices Inc Ausgangspuffer für mikroprozessor
US5408639A (en) * 1992-07-21 1995-04-18 Advanced Micro Devices External memory access control for a processing system
GB2315347B (en) * 1993-08-23 1998-04-01 Advanced Risc Mach Ltd Testing integrated circuits
US7114086B2 (en) * 2002-01-04 2006-09-26 Ati Technologies, Inc. System for reduced power consumption by monitoring instruction buffer and method thereof
EP1742143B1 (de) * 2005-07-06 2018-11-21 STMicroelectronics Srl Verfahren und System zur Leistungsverbrauchssteuerung, und entsprechendes Computerprogrammprodukt
JP4790027B2 (ja) 2007-02-08 2011-10-12 株式会社エヌ・ティ・ティ・ドコモ 無線通信システム、下位局及び上位局
CN101578905B (zh) 2007-02-08 2012-02-15 株式会社Ntt都科摩 无线通信系统、下位站及中间站
US8862924B2 (en) 2011-11-15 2014-10-14 Advanced Micro Devices, Inc. Processor with power control via instruction issuance
US8503264B1 (en) * 2011-11-18 2013-08-06 Xilinx, Inc. Reducing power consumption in a segmented memory
US8743653B1 (en) 2012-06-20 2014-06-03 Xilinx, Inc. Reducing dynamic power consumption of a memory circuit

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3919695A (en) * 1973-12-26 1975-11-11 Ibm Asynchronous clocking apparatus
JPS5734245A (en) * 1980-08-09 1982-02-24 Shigeru Toyoshima Operation processing device
JPS5775335A (en) * 1980-10-27 1982-05-11 Hitachi Ltd Data processor
US4379265A (en) * 1981-05-26 1983-04-05 Burroughs Corporation Dual clocking time delay generation circuit
US4532587A (en) * 1981-08-26 1985-07-30 Texas Instruments Incorporated Single chip processor connected to an external memory chip
US4507732A (en) * 1981-10-05 1985-03-26 Burroughs Corporation I/O subsystem using slow devices
US4685087A (en) * 1983-08-31 1987-08-04 Texas Instruments Incorporated SRAM with constant pulse width
US4631659A (en) * 1984-03-08 1986-12-23 Texas Instruments Incorporated Memory interface with automatic delay state
US4617624A (en) * 1984-04-16 1986-10-14 Goodman James B Multiple configuration memory circuit
US4845632A (en) * 1985-10-16 1989-07-04 Pitney Bowes Inc. Electonic postage meter system having arrangement for rapid storage of critical postage accounting data in plural nonvolatile memories
US4835728A (en) * 1986-08-13 1989-05-30 Amdahl Corporation Deterministic clock control apparatus for a data processing system
US5125088A (en) * 1986-09-08 1992-06-23 Compaq Computer Corporation Computer system speed control at continuous processor speed
US4805137A (en) * 1987-01-08 1989-02-14 United Technologies Corporation Bus controller command block processing system
US4884234A (en) * 1987-06-29 1989-11-28 Ncr Corporation Dynamic RAM refresh circuit with DMA access
US4908748A (en) * 1987-07-28 1990-03-13 Texas Instruments Incorporated Data processing device with parallel circular addressing hardware
US5155812A (en) * 1989-05-04 1992-10-13 Texas Instruments Incorporated Devices and method for generating and using systems, software waitstates on address boundaries in data processing
US5142684A (en) * 1989-06-23 1992-08-25 Hand Held Products, Inc. Power conservation in microprocessor controlled devices
DE4029598A1 (de) * 1990-09-19 1992-03-26 Philips Patentverwaltung Schaltungsanordnung zur zeitweisen verzoegerung des programmablaufs in einem mikroprozessor

Also Published As

Publication number Publication date
EP0472285A3 (en) 1993-01-13
ATE159107T1 (de) 1997-10-15
JP3250821B2 (ja) 2002-01-28
JPH04255043A (ja) 1992-09-10
DE69127873T2 (de) 1998-04-16
EP0472285B1 (de) 1997-10-08
US5481690A (en) 1996-01-02
EP0472285A2 (de) 1992-02-26

Similar Documents

Publication Publication Date Title
DE3884221D1 (de) Speichersteuereinheit als videosignalprozessor.
DE68927396T2 (de) Schriftzeichendaten-Steuerung
DE68926704T2 (de) Datenverarbeitungssystem und Gerät
ATE159107T1 (de) Speicherzugriffssteuerung
JPS5418634A (en) Circulating data buffer controller using data processor
DE68925048D1 (de) Direktspeicherzugriffssteuerung
EP0154551A3 (de) Vorrichtung, die einen ersten Prozessor befähigt, einen zweiten Prozessor zu veranlassen, um eine Datenübertragung zwischen besagten Prozessoren zu bewirken
DE68927015D1 (de) Direktspeicherzugriffssteuerung
TW248598B (en) Two clock microprocessor design with stall
BR8500629A (pt) Sistema gerador de renovacao para uma memoria dinamica
EP0194024A3 (en) Apparatus and method for controlling access in a multi-cache data processing system
DE3855284T2 (de) Direktspeicherzugriffssteuerung
DE69131454D1 (de) Datenprozessor zur Impulssignalerzeugung als Antwort auf externes Taktsignal
FR2632748B1 (fr) Dispositif de traitement de donnees et de commande
DK152089D0 (da) Databanekontrolsystem
FR2412107A1 (fr) Systeme a logique programmee
FR2611940B1 (fr) Systeme de commande d'acces memoire
KR950010355U (ko) 타이콤(ticom) 시스템의 입출력 처리기(iop)의 메모리 액세스(dma) 제어장치
KR880022448U (ko) 퍼스널 컴퓨터의 제어신호 발생회로
JPS54942A (en) Information processor having read only control memory and rewritenable control memory
KR900005836U (ko) 캐쉬 메모리 클럭 제어회로
KR920005075U (ko) 컴퓨터 하드디스크 콘트롤러의 액세스(access) 제한회로
JPS6423350A (en) Information processor
KR880022645U (ko) 데이타신호 기록제어회로
KR900010511A (ko) 기억소자를 이용한 프로그램머 콘트롤 시스템

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee