DE68927816T2 - Übertragungsprozessor für ein paketvermitteltes netzwerk - Google Patents

Übertragungsprozessor für ein paketvermitteltes netzwerk

Info

Publication number
DE68927816T2
DE68927816T2 DE68927816T DE68927816T DE68927816T2 DE 68927816 T2 DE68927816 T2 DE 68927816T2 DE 68927816 T DE68927816 T DE 68927816T DE 68927816 T DE68927816 T DE 68927816T DE 68927816 T2 DE68927816 T2 DE 68927816T2
Authority
DE
Germany
Prior art keywords
bus
access
processing units
priority
cycle
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68927816T
Other languages
English (en)
Other versions
DE68927816D1 (de
Inventor
Perry Makris
Frederick Choi
Mark Klimek
James Mapp
Koji Munemoto
Jeff Nicoll
Mark Soderberg
James Moore
Samuel Costa
John Ramsay
William Swift
Scott Walker
Wes Boslough
Eric Amador
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sprint International Communications Corp
Original Assignee
Sprint International Communications Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sprint International Communications Corp filed Critical Sprint International Communications Corp
Application granted granted Critical
Publication of DE68927816D1 publication Critical patent/DE68927816D1/de
Publication of DE68927816T2 publication Critical patent/DE68927816T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
DE68927816T 1988-04-01 1989-03-30 Übertragungsprozessor für ein paketvermitteltes netzwerk Expired - Fee Related DE68927816T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/176,654 US4979100A (en) 1988-04-01 1988-04-01 Communication processor for a packet-switched network
PCT/US1989/001237 WO1989009446A1 (en) 1988-04-01 1989-03-30 Communication processor for a packet-switched network

Publications (2)

Publication Number Publication Date
DE68927816D1 DE68927816D1 (de) 1997-04-10
DE68927816T2 true DE68927816T2 (de) 1997-09-25

Family

ID=22645278

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68927816T Expired - Fee Related DE68927816T2 (de) 1988-04-01 1989-03-30 Übertragungsprozessor für ein paketvermitteltes netzwerk

Country Status (16)

Country Link
US (1) US4979100A (de)
EP (1) EP0367813B1 (de)
KR (1) KR960016408B1 (de)
AT (1) ATE149711T1 (de)
AU (1) AU625536B2 (de)
CA (1) CA1323918C (de)
DE (1) DE68927816T2 (de)
DK (1) DK173266B1 (de)
ES (1) ES2011546A6 (de)
FI (1) FI100834B (de)
IL (1) IL89753A (de)
MX (1) MX166362B (de)
MY (1) MY103859A (de)
NO (1) NO302729B1 (de)
NZ (1) NZ228549A (de)
WO (1) WO1989009446A1 (de)

Families Citing this family (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5341483A (en) * 1987-12-22 1994-08-23 Kendall Square Research Corporation Dynamic hierarchial associative memory
US5226039A (en) * 1987-12-22 1993-07-06 Kendall Square Research Corporation Packet routing switch
US5055999A (en) 1987-12-22 1991-10-08 Kendall Square Research Corporation Multiprocessor digital data processing system
US5251308A (en) * 1987-12-22 1993-10-05 Kendall Square Research Corporation Shared memory multiprocessor with data hiding and post-store
US5282201A (en) * 1987-12-22 1994-01-25 Kendall Square Research Corporation Dynamic packet routing network
US5822578A (en) * 1987-12-22 1998-10-13 Sun Microsystems, Inc. System for inserting instructions into processor instruction stream in order to perform interrupt processing
US5253343A (en) * 1988-08-18 1993-10-12 La Telemecanique Electric Method for the management of a memory of messages in a station of a data transmission network, and station designed for the implementation of the method
US5249292A (en) * 1989-03-31 1993-09-28 Chiappa J Noel Data packet switch using a primary processing unit to designate one of a plurality of data stream control circuits to selectively handle the header processing of incoming packets in one data packet stream
US5377332A (en) * 1989-10-02 1994-12-27 Data General Corporation Bus arbitration algorithm and apparatus
NL8902504A (nl) * 1989-10-09 1991-05-01 Nederland Ptt Methode voor het bewaken van een transmissiesysteem dat een meervoud van virtuele, asynchroon tijdverdeelde transmissiekanalen omvat via welke een datastroom kan worden overgedragen.
US5153595A (en) * 1990-03-26 1992-10-06 Geophysical Survey Systems, Inc. Range information from signal distortions
US5274822A (en) * 1990-07-02 1993-12-28 Ncr Corporation Fast centralized arbitrator
CA2051029C (en) * 1990-11-30 1996-11-05 Pradeep S. Sindhu Arbitration of packet switched busses, including busses for shared memory multiprocessors
JP3206006B2 (ja) * 1991-01-25 2001-09-04 株式会社日立製作所 二重化バス制御方法及び装置
US5276887A (en) * 1991-06-06 1994-01-04 Commodore Electronics Limited Bus arbitration system for granting bus access to devices following two-wire bus arbitration protocol and devices following three-wire bus arbitration protocol
US5440752A (en) * 1991-07-08 1995-08-08 Seiko Epson Corporation Microprocessor architecture with a switch network for data transfer between cache, memory port, and IOU
US5953510A (en) * 1991-09-05 1999-09-14 International Business Machines Corporation Bidirectional data bus reservation priority controls having token logic
CA2078312A1 (en) 1991-09-20 1993-03-21 Mark A. Kaufman Digital data processor with improved paging
US5708784A (en) * 1991-11-27 1998-01-13 Emc Corporation Dual bus computer architecture utilizing distributed arbitrators and method of using same
US5594927A (en) * 1992-01-09 1997-01-14 Digital Equipment Corporation Apparatus and method for aligning data transferred via DMA using a barrel shifter and a buffer comprising of byte-wide, individually addressabe FIFO circuits
US5574869A (en) * 1992-03-30 1996-11-12 Intel Corporation Bus bridge circuit having configuration space enable register for controlling transition between various modes by writing the bridge identifier into CSE register
US5301283A (en) * 1992-04-16 1994-04-05 Digital Equipment Corporation Dynamic arbitration for system bus control in multiprocessor data processing system
DE69327825T2 (de) * 1992-08-10 2000-10-12 Lucent Technologies Inc Funkübertragungssystem und Funkbasisstation zur Verwendung in einem derartigen System
US5517624A (en) * 1992-10-02 1996-05-14 Compaq Computer Corporation Multiplexed communication protocol between central and distributed peripherals in multiprocessor computer systems
US5522069A (en) * 1993-04-30 1996-05-28 Zenith Data Systems Corporation Symmetric multiprocessing system with unified environment and distributed system functions
CA2115731C (en) * 1993-05-17 2000-01-25 Mikiel Loyal Larson Dynamically programmable bus arbiter with provisions for historical feedback and error detection and correction
US5613067A (en) * 1993-12-30 1997-03-18 International Business Machines Corporation Method and apparatus for assuring that multiple messages in a multi-node network are assured fair access to an outgoing data stream
US5561669A (en) * 1994-10-26 1996-10-01 Cisco Systems, Inc. Computer network switching system with expandable number of ports
AU4002095A (en) * 1994-10-26 1996-05-23 Flamepoint, Inc. Simultaneous processing by multiple components
US5717932A (en) * 1994-11-04 1998-02-10 Texas Instruments Incorporated Data transfer interrupt pacing
US5956342A (en) * 1995-07-19 1999-09-21 Fujitsu Network Communications, Inc. Priority arbitration for point-to-point and multipoint transmission
US5898671A (en) * 1995-09-14 1999-04-27 Fujitsu Network Communications, Inc. Transmitter controlled flow control for buffer allocation in wide area ATM networks
US5991298A (en) * 1996-01-16 1999-11-23 Fujitsu Network Communications, Inc. Reliable and flexible multicast mechanism for ATM networks
US5748905A (en) * 1996-08-30 1998-05-05 Fujitsu Network Communications, Inc. Frame classification using classification keys
US6016307A (en) 1996-10-31 2000-01-18 Connect One, Inc. Multi-protocol telecommunications routing optimization
US6473404B1 (en) 1998-11-24 2002-10-29 Connect One, Inc. Multi-protocol telecommunications routing optimization
US6012117A (en) * 1997-03-14 2000-01-04 Intel Corporation Methods and apparatus for arbitrating and controlling arbitration for access to a serial bus
KR100251712B1 (ko) * 1997-07-11 2000-04-15 윤종용 전전자교환기에서 엑스.25 프로토콜 통신을 위한 엑스.25망정합장치
US6006303A (en) * 1997-08-28 1999-12-21 Oki Electric Industry Co., Inc. Priority encoding and decoding for memory architecture
US6105095A (en) * 1998-02-23 2000-08-15 Motorola, Inc. Data packet routing scheduler and method for routing data packets on a common bus
US6567403B1 (en) * 1998-04-30 2003-05-20 Hewlett-Packard Development Company, L.P. Virtual-chassis switch network topology
US6816934B2 (en) 2000-12-22 2004-11-09 Hewlett-Packard Development Company, L.P. Computer system with registered peripheral component interconnect device for processing extended commands and attributes according to a registered peripheral component interconnect protocol
US6266731B1 (en) 1998-09-03 2001-07-24 Compaq Computer Corporation High speed peripheral interconnect apparatus, method and system
US6493779B1 (en) * 1998-12-21 2002-12-10 International Business Machines Corporation Method and system for interrupt handling using device pipelined packet transfers
GB2350268B (en) * 1999-05-19 2003-07-16 3Com Corp Inhibition of underrun in network switches and the like for packet-based communication systems
GB9919208D0 (en) * 1999-08-13 1999-10-20 Sgs Thomson Microelectronics An arbiter and a method of arbitrating
US6944190B1 (en) * 2000-09-14 2005-09-13 Ciena Corporation Methods and apparatuses for serial transfer of SONET framed data between components of a SONET system
US7688863B2 (en) * 2001-10-19 2010-03-30 Renesas Technology America, Inc. Methods and apparatus for sharing network bandwidth
US20030220705A1 (en) * 2002-05-24 2003-11-27 Ibey Jarry A. Audio distribution system with remote control
JP2004126646A (ja) * 2002-09-30 2004-04-22 Canon Inc バス制御方法
US7444668B2 (en) * 2003-05-29 2008-10-28 Freescale Semiconductor, Inc. Method and apparatus for determining access permission
US7240144B2 (en) * 2004-04-02 2007-07-03 Arm Limited Arbitration of data transfer requests
US7366810B2 (en) * 2005-11-16 2008-04-29 Via Technologies, Inc. Method and system for multi-processor arbitration
CN101918931B (zh) * 2007-02-02 2013-09-04 普西迈斯特公司 具有集成高速分组交换串行接口的处理器芯片架构
KR100929233B1 (ko) * 2007-12-11 2009-12-01 한국전자통신연구원 패킷 전달 방법 및 그 장치
US9658975B2 (en) 2012-07-31 2017-05-23 Silicon Laboratories Inc. Data transfer manager
CN111030937A (zh) * 2019-12-16 2020-04-17 迈普通信技术股份有限公司 一种报文的转发方法、装置及存储介质

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
US4636939A (en) * 1982-07-16 1987-01-13 At&T Bell Laboratories Parallel bus protocol
US4593282A (en) * 1983-04-14 1986-06-03 At&T Information Systems Inc. Network protocol for integrating synchronous and asynchronous traffic on a common serial data bus
US4651316A (en) * 1983-07-11 1987-03-17 At&T Bell Laboratories Data link extension for data communication networks
US4654655A (en) * 1984-03-02 1987-03-31 Motorola, Inc. Multi-user serial data bus
US4608685A (en) * 1984-04-30 1986-08-26 Northern Telecom Limited Packet and circuit switched communications network
US4654845A (en) * 1985-03-18 1987-03-31 At&T Parallel call processing system and method
US4688214A (en) * 1986-03-12 1987-08-18 American Telephone And Telegraph Company, At&T Laboratories Switching system control arrangements
US4788679A (en) * 1986-09-02 1988-11-29 Nippon Telegraph And Telephone Corporation Packet switch with variable data transfer rate links

Also Published As

Publication number Publication date
DK605289D0 (da) 1989-11-30
ES2011546A6 (es) 1990-01-16
NO302729B1 (no) 1998-04-14
DK605289A (da) 1990-01-29
IL89753A0 (en) 1989-09-28
NO894791L (no) 1990-01-29
DE68927816D1 (de) 1997-04-10
MX166362B (es) 1993-01-05
EP0367813A4 (en) 1993-02-24
WO1989009446A1 (en) 1989-10-05
EP0367813B1 (de) 1997-03-05
IL89753A (en) 1993-04-04
KR900700962A (ko) 1990-08-17
AU3448089A (en) 1989-10-16
MY103859A (en) 1993-09-30
US4979100A (en) 1990-12-18
NO894791D0 (no) 1989-11-30
NZ228549A (en) 1991-11-26
ATE149711T1 (de) 1997-03-15
AU625536B2 (en) 1992-07-16
DK173266B1 (da) 2000-05-29
FI100834B (fi) 1998-02-27
FI895740A0 (fi) 1989-11-30
CA1323918C (en) 1993-11-02
KR960016408B1 (en) 1996-12-11
EP0367813A1 (de) 1990-05-16

Similar Documents

Publication Publication Date Title
DE68927816D1 (de) Übertragungsprozessor für ein paketvermitteltes netzwerk
US4577273A (en) Multiple microcomputer system for digital computers
EP0347763A3 (de) Arbitrierungsverfahren mit wechselnder Priorität für einen Multiprozessor-Speicherbus
US6178475B1 (en) Multimedia system employing timers to properly allocate bus access
SE8405456L (sv) Mycket snabbt minnes- och minnesforvaltningssystem
DE69021603D1 (de) Buszugriffsarbitrierung in digitalen Rechnern.
WO2000043894A3 (en) Method and apparatus for communicating between multiple functional units in a computer environment
WO1998009224A3 (en) Resource sharing and device identification in computer systems
EP0327203A2 (de) Nichtblockierender NxM-Arbitrierungsschalter mit grosser Bandbreite
TW336296B (en) Circuit for handling distributed arbitration in a computer system having multiple arbiters
EP0549248A2 (de) Arbitrierungssystem und -verfahren
KR960042385A (ko) 엘알유(lru)에 의한 중재기
EP0523627A2 (de) Programmierbare Steuereinheit für mehrere zentrale Verarbeitungseinheiten
CA2019300A1 (en) Multiprocessor system with shared memory
EP0373299A3 (de) Verfahren und Anordnung für Speicherleitwegsystem
JPS59218532A (ja) バス接続方式
JPS63236153A (ja) 記憶装置
JPH0442342A (ja) バス調停回路
JPS6459558A (en) Data processing system
JPS5798062A (en) Communication system between processors
RU97114997A (ru) Многопроцессорная система обработки данных
JPS6467652A (en) Cache memory eliminating data discordance
JPH03282955A (ja) バスアービトレーション回路
JPH03125252A (ja) データ処理システム
JPH08129525A (ja) バス調停方式

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee