DE3570013D1 - Process for fabricating dimensionally stable interconnect boards and product produced thereby - Google Patents

Process for fabricating dimensionally stable interconnect boards and product produced thereby

Info

Publication number
DE3570013D1
DE3570013D1 DE8585905959T DE3570013T DE3570013D1 DE 3570013 D1 DE3570013 D1 DE 3570013D1 DE 8585905959 T DE8585905959 T DE 8585905959T DE 3570013 T DE3570013 T DE 3570013T DE 3570013 D1 DE3570013 D1 DE 3570013D1
Authority
DE
Germany
Prior art keywords
fabricating
product produced
dimensionally stable
interconnect boards
stable interconnect
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE8585905959T
Other languages
English (en)
Inventor
William Vitriol
Raymond Brown
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Hughes Aircraft Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hughes Aircraft Co filed Critical Hughes Aircraft Co
Application granted granted Critical
Publication of DE3570013D1 publication Critical patent/DE3570013D1/de
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/142—Metallic substrates having insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4867—Applying pastes or inks, e.g. screen printing
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4664—Adding a circuit layer by thick film methods, e.g. printing techniques or by other techniques for making conductive patterns by using pastes, inks or powders
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49163—Manufacturing circuit on or in base with sintering of base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
DE8585905959T 1984-11-19 1985-10-28 Process for fabricating dimensionally stable interconnect boards and product produced thereby Expired DE3570013D1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/672,562 US4645552A (en) 1984-11-19 1984-11-19 Process for fabricating dimensionally stable interconnect boards
PCT/US1985/002120 WO1986003337A1 (en) 1984-11-19 1985-10-28 Process for fabricating dimensionally stable interconnect boards and product produced thereby

Publications (1)

Publication Number Publication Date
DE3570013D1 true DE3570013D1 (en) 1989-06-08

Family

ID=24699082

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8585905959T Expired DE3570013D1 (en) 1984-11-19 1985-10-28 Process for fabricating dimensionally stable interconnect boards and product produced thereby

Country Status (6)

Country Link
US (1) US4645552A (de)
EP (1) EP0201583B1 (de)
JP (1) JPS62501181A (de)
DE (1) DE3570013D1 (de)
IL (1) IL76759A (de)
WO (1) WO1986003337A1 (de)

Families Citing this family (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4665468A (en) * 1984-07-10 1987-05-12 Nec Corporation Module having a ceramic multi-layer substrate and a multi-layer circuit thereupon, and process for manufacturing the same
WO1988002928A1 (en) * 1986-10-09 1988-04-21 Hughes Aircraft Company Via filling of green ceramic tape
US4802945A (en) * 1986-10-09 1989-02-07 Hughes Aircraft Company Via filling of green ceramic tape
US4799984A (en) * 1987-09-18 1989-01-24 E. I. Du Pont De Nemours And Company Method for fabricating multilayer circuits
US4806188A (en) * 1988-03-04 1989-02-21 E. I. Du Pont De Nemours And Company Method for fabricating multilayer circuits
US5502889A (en) * 1988-06-10 1996-04-02 Sheldahl, Inc. Method for electrically and mechanically connecting at least two conductive layers
US4961998A (en) * 1988-09-23 1990-10-09 National Starch And Chemical Investment Holding Corporation Dielectric composition having controlled thermal expansion
US5041695A (en) * 1989-06-01 1991-08-20 Westinghouse Electric Corp. Co-fired ceramic package for a power circuit
US4994302A (en) * 1989-06-27 1991-02-19 Digital Equipment Corporation Method of manufacturing thick-film devices
US5102720A (en) * 1989-09-22 1992-04-07 Cornell Research Foundation, Inc. Co-fired multilayer ceramic tapes that exhibit constrained sintering
US5028473A (en) * 1989-10-02 1991-07-02 Hughes Aircraft Company Three dimensional microcircuit structure and process for fabricating the same from ceramic tape
US5176772A (en) * 1989-10-05 1993-01-05 Asahi Glass Company Ltd. Process for fabricating a multilayer ceramic circuit board
US4991283A (en) * 1989-11-27 1991-02-12 Johnson Gary W Sensor elements in multilayer ceramic tape structures
US5292548A (en) * 1990-04-03 1994-03-08 Vistatech Corporation Substrates used in multilayered integrated circuits and multichips
DE4025715C1 (de) * 1990-08-14 1992-04-02 Robert Bosch Gmbh, 7000 Stuttgart, De
DE4030055A1 (de) * 1990-09-22 1992-03-26 Bosch Gmbh Robert Verfahren zum herstellen einer schaltung
US5158912A (en) * 1991-04-09 1992-10-27 Digital Equipment Corporation Integral heatsink semiconductor package
US5256469A (en) * 1991-12-18 1993-10-26 General Electric Company Multi-layered, co-fired, ceramic-on-metal circuit board for microelectronic packaging
US5727310A (en) * 1993-01-08 1998-03-17 Sheldahl, Inc. Method of manufacturing a multilayer electronic circuit
US5527998A (en) * 1993-10-22 1996-06-18 Sheldahl, Inc. Flexible multilayer printed circuit boards and methods of manufacture
JP2783751B2 (ja) * 1993-12-21 1998-08-06 富士通株式会社 多層セラミック基板の製造方法
US5657532A (en) * 1996-01-16 1997-08-19 Ferro Corporation Method of making insulated electrical heating element using LTCC tape
US6930256B1 (en) 2002-05-01 2005-08-16 Amkor Technology, Inc. Integrated circuit substrate having laser-embedded conductive patterns and method therefor
US6583019B2 (en) * 2001-11-19 2003-06-24 Gennum Corporation Perimeter anchored thick film pad
US7633765B1 (en) 2004-03-23 2009-12-15 Amkor Technology, Inc. Semiconductor package including a top-surface metal layer for implementing circuit features
US9691635B1 (en) 2002-05-01 2017-06-27 Amkor Technology, Inc. Buildup dielectric layer having metallization pattern semiconductor package fabrication method
US7548430B1 (en) 2002-05-01 2009-06-16 Amkor Technology, Inc. Buildup dielectric and metallization process and semiconductor package
TW540285B (en) * 2002-09-11 2003-07-01 Universal Scient Ind Co Ltd Parallel stack process of multi-layer circuit board
US20040080917A1 (en) * 2002-10-23 2004-04-29 Steddom Clark Morrison Integrated microwave package and the process for making the same
US11081370B2 (en) 2004-03-23 2021-08-03 Amkor Technology Singapore Holding Pte. Ltd. Methods of manufacturing an encapsulated semiconductor device
US10811277B2 (en) 2004-03-23 2020-10-20 Amkor Technology, Inc. Encapsulated semiconductor package
US7550857B1 (en) 2006-11-16 2009-06-23 Amkor Technology, Inc. Stacked redistribution layer (RDL) die assembly package
DE102009012139B4 (de) * 2009-03-06 2012-02-23 Epcos Ag Modulsubstrat und Verfahren zur Herstellung
US7960827B1 (en) 2009-04-09 2011-06-14 Amkor Technology, Inc. Thermal via heat spreader package and method
US8623753B1 (en) 2009-05-28 2014-01-07 Amkor Technology, Inc. Stackable protruding via package and method
US8222538B1 (en) 2009-06-12 2012-07-17 Amkor Technology, Inc. Stackable via package and method
US8471154B1 (en) 2009-08-06 2013-06-25 Amkor Technology, Inc. Stackable variable height via package and method
US8796561B1 (en) 2009-10-05 2014-08-05 Amkor Technology, Inc. Fan out build up substrate stackable package and method
US8937381B1 (en) 2009-12-03 2015-01-20 Amkor Technology, Inc. Thin stackable package and method
US9691734B1 (en) 2009-12-07 2017-06-27 Amkor Technology, Inc. Method of forming a plurality of electronic component packages
US8536462B1 (en) 2010-01-22 2013-09-17 Amkor Technology, Inc. Flex circuit package and method
US8300423B1 (en) 2010-05-25 2012-10-30 Amkor Technology, Inc. Stackable treated via package and method
US8294276B1 (en) 2010-05-27 2012-10-23 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US8338229B1 (en) 2010-07-30 2012-12-25 Amkor Technology, Inc. Stackable plasma cleaned via package and method
US8717775B1 (en) 2010-08-02 2014-05-06 Amkor Technology, Inc. Fingerprint sensor package and method
US8337657B1 (en) 2010-10-27 2012-12-25 Amkor Technology, Inc. Mechanical tape separation package and method
US8482134B1 (en) 2010-11-01 2013-07-09 Amkor Technology, Inc. Stackable package and method
US9748154B1 (en) 2010-11-04 2017-08-29 Amkor Technology, Inc. Wafer level fan out semiconductor device and manufacturing method thereof
US8525318B1 (en) 2010-11-10 2013-09-03 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US8557629B1 (en) 2010-12-03 2013-10-15 Amkor Technology, Inc. Semiconductor device having overlapped via apertures
US8535961B1 (en) 2010-12-09 2013-09-17 Amkor Technology, Inc. Light emitting diode (LED) package and method
US9721872B1 (en) 2011-02-18 2017-08-01 Amkor Technology, Inc. Methods and structures for increasing the allowable die size in TMV packages
US9013011B1 (en) 2011-03-11 2015-04-21 Amkor Technology, Inc. Stacked and staggered die MEMS package and method
KR101140113B1 (ko) 2011-04-26 2012-04-30 앰코 테크놀로지 코리아 주식회사 반도체 디바이스
US8653674B1 (en) 2011-09-15 2014-02-18 Amkor Technology, Inc. Electronic component package fabrication method and structure
US8633598B1 (en) 2011-09-20 2014-01-21 Amkor Technology, Inc. Underfill contacting stacking balls package fabrication method and structure
US9029962B1 (en) 2011-10-12 2015-05-12 Amkor Technology, Inc. Molded cavity substrate MEMS package fabrication method and structure
KR101366461B1 (ko) 2012-11-20 2014-02-26 앰코 테크놀로지 코리아 주식회사 반도체 디바이스 및 그 제조 방법
US9799592B2 (en) 2013-11-19 2017-10-24 Amkor Technology, Inc. Semicondutor device with through-silicon via-less deep wells
KR101488590B1 (ko) 2013-03-29 2015-01-30 앰코 테크놀로지 코리아 주식회사 반도체 디바이스 및 그 제조 방법
KR101607981B1 (ko) 2013-11-04 2016-03-31 앰코 테크놀로지 코리아 주식회사 반도체 패키지용 인터포저 및 이의 제조 방법, 제조된 인터포저를 이용한 반도체 패키지
US9960328B2 (en) 2016-09-06 2018-05-01 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE562405A (de) * 1956-11-15
US3506473A (en) * 1964-06-25 1970-04-14 Vitta Corp Method of transferring glass frit image from transfer sheet
US3436819A (en) * 1965-09-22 1969-04-08 Litton Systems Inc Multilayer laminate
US3371001A (en) * 1965-09-27 1968-02-27 Vitta Corp Method of applying uniform thickness of frit on semi-conductor wafers
US3838204A (en) * 1966-03-30 1974-09-24 Ibm Multilayer circuits
US3423517A (en) * 1966-07-27 1969-01-21 Dielectric Systems Inc Monolithic ceramic electrical interconnecting structure
US3756891A (en) * 1967-12-26 1973-09-04 Multilayer circuit board techniques
US3549784A (en) * 1968-02-01 1970-12-22 American Lava Corp Ceramic-metallic composite substrate
US3576668A (en) * 1968-06-07 1971-04-27 United Aircraft Corp Multilayer thick film ceramic hybrid integrated circuit
US3852877A (en) * 1969-08-06 1974-12-10 Ibm Multilayer circuits
US3655496A (en) * 1969-09-25 1972-04-11 Vitta Corp Tape transfer of sinterable conductive, semiconductive or insulating patterns to electronic component substrates
US3728185A (en) * 1970-05-22 1973-04-17 Owens Illinois Inc Olefin-so2 compositions containing finely divided fusible inorganic material and method for bonding therewith
US3978248A (en) * 1970-12-18 1976-08-31 Hitachi, Ltd. Method for manufacturing composite sintered structure
US3968193A (en) * 1971-08-27 1976-07-06 International Business Machines Corporation Firing process for forming a multilayer glass-metal module
JPS4876059A (de) * 1972-01-14 1973-10-13
US4039338A (en) * 1972-12-29 1977-08-02 International Business Machines Corporation Accelerated sintering for a green ceramic sheet
US3948706A (en) * 1973-12-13 1976-04-06 International Business Machines Corporation Method for metallizing ceramic green sheets
US4109377A (en) * 1976-02-03 1978-08-29 International Business Machines Corporation Method for preparing a multilayer ceramic
US4030190A (en) * 1976-03-30 1977-06-21 International Business Machines Corporation Method for forming a multilayer printed circuit board
US4289719A (en) * 1976-12-10 1981-09-15 International Business Machines Corporation Method of making a multi-layer ceramic substrate
US4413061A (en) * 1978-02-06 1983-11-01 International Business Machines Corporation Glass-ceramic structures and sintered multilayer substrates thereof with circuit patterns of gold, silver or copper
JPS5820160B2 (ja) * 1978-06-17 1983-04-21 日本碍子株式会社 メタライズ層を備えたセラミツクス体
FR2435883A1 (fr) * 1978-06-29 1980-04-04 Materiel Telephonique Circuit integre hybride et son procede de fabrication
JPS55133597A (en) * 1979-04-06 1980-10-17 Hitachi Ltd Multilayer circuit board
US4313262A (en) * 1979-12-17 1982-02-02 General Electric Company Molybdenum substrate thick film circuit
US4336088A (en) * 1980-06-30 1982-06-22 International Business Machines Corp. Method of fabricating an improved multi-layer ceramic substrate
US4340436A (en) * 1980-07-14 1982-07-20 International Business Machines Corporation Process for flattening glass-ceramic substrates
JPS57122592A (en) * 1981-01-23 1982-07-30 Tokyo Shibaura Electric Co Method of producing hybrid integrated circuit
US4434134A (en) * 1981-04-10 1984-02-28 International Business Machines Corporation Pinned ceramic substrate
JPS58176997A (ja) * 1982-04-12 1983-10-17 株式会社日立製作所 複数層配線構造及びサ−マルヘツド
US4406722A (en) * 1982-05-03 1983-09-27 International Business Machines Corp. Diffusion bonding of dissimilar ceramics
JPS58207699A (ja) * 1982-05-28 1983-12-03 株式会社日立製作所 配線回路基板の製造方法
JPS59995A (ja) * 1982-06-16 1984-01-06 富士通株式会社 銅導体多層構造体の製造方法

Also Published As

Publication number Publication date
US4645552A (en) 1987-02-24
JPS62501181A (ja) 1987-05-07
WO1986003337A1 (en) 1986-06-05
EP0201583A1 (de) 1986-11-20
IL76759A (en) 1990-09-17
JPH0213958B2 (de) 1990-04-05
EP0201583B1 (de) 1989-05-03

Similar Documents

Publication Publication Date Title
DE3570013D1 (en) Process for fabricating dimensionally stable interconnect boards and product produced thereby
GR3000829T3 (en) Lightweight insulating boards and process for manufacturing same.
EP0126424A3 (en) Process for making polycide structures
ZA853873B (en) Process and apparatus for producing semi-conductor foils
DE3469720D1 (en) Fibrous magnesium oxide and process for production thereof
DE3572176D1 (en) Process for producing etoposide and intermediate for use therein
GB0511046D0 (en) Process and machine for manufacturing pre-equipped modular building components
DE3379315D1 (en) Process for manufacturing copper-clad laminate and copper-clad laminate
EP0155852A3 (en) Thrombin-binding substance and process for its productiothrombin-binding substance and process for its production n
GB2183922B (en) Coaxial interconnection boards and process for making same
HUT38916A (en) Process for producing alpha-/o-chloro-phenyl/-amino-methylene-beta-formylamino-propionitril and 2-methyl-4-amino-5-/formyl-amino-methyl/-pyrimidin
DE3560134D1 (en) Process for producing alkylidenenorbornenes
GB8329689D0 (en) Extrusion process
HUT39699A (en) Process forisomerizing mono- and dichloro-toluenes
HUT36824A (en) Process for producing glycerine-ether-phosphatides
DE3568573D1 (en) Process for producing n-acylphenylalanines
DE3480197D1 (en) 5-alkylidene-2-halo-4-substituted-2-cyclopentenone and process for production thereof
HUT37956A (en) Process for producing d-glycos and starch hydrolizate
HUT36781A (en) Process for producing glyoxily-spermidine
HUT35684A (en) Improves process and producing 3-exomethylene cepheme-carboxylic acid derivatives
GB2227124B (en) Wiring board and process for producing the same
DE3261810D1 (en) Alkoxyaminohydridosilanes and process for producing them
DE3567382D1 (en) Process for separating so 2? and no x?
EP0155805A3 (en) Chloroprene copolymer and process for producing the same
DE3562614D1 (en) Process for producing orthoalkylphenols

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee