DE112004003142A5 - Entkoppeln der Anzahl der logischen Threads von der Anzahl der gleichzeitigen physischen Threads in einem Prozessor - Google Patents

Entkoppeln der Anzahl der logischen Threads von der Anzahl der gleichzeitigen physischen Threads in einem Prozessor Download PDF

Info

Publication number
DE112004003142A5
DE112004003142A5 DE112004003142T DE112004003142T DE112004003142A5 DE 112004003142 A5 DE112004003142 A5 DE 112004003142A5 DE 112004003142 T DE112004003142 T DE 112004003142T DE 112004003142 T DE112004003142 T DE 112004003142T DE 112004003142 A5 DE112004003142 A5 DE 112004003142A5
Authority
DE
Germany
Prior art keywords
threads
decouple
processor
concurrent physical
logical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
DE112004003142T
Other languages
English (en)
Inventor
Per Hammarlund
Morris Marden
Pierre Michaud
Stephan Jourdan
Alexandre Farcy
Douglas Carmean
Robert Hinton
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE112004003142A5 publication Critical patent/DE112004003142A5/de
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/485—Task life-cycle, e.g. stopping, restarting, resuming execution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
DE112004003142T 2003-12-29 2004-12-20 Entkoppeln der Anzahl der logischen Threads von der Anzahl der gleichzeitigen physischen Threads in einem Prozessor Ceased DE112004003142A5 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/745,527 2003-12-29
US10/745,527 US7797683B2 (en) 2003-12-29 2003-12-29 Decoupling the number of logical threads from the number of simultaneous physical threads in a processor

Publications (1)

Publication Number Publication Date
DE112004003142A5 true DE112004003142A5 (de) 2013-03-21

Family

ID=34886484

Family Applications (2)

Application Number Title Priority Date Filing Date
DE112004003142T Ceased DE112004003142A5 (de) 2003-12-29 2004-12-20 Entkoppeln der Anzahl der logischen Threads von der Anzahl der gleichzeitigen physischen Threads in einem Prozessor
DE112004002505T Withdrawn DE112004002505T5 (de) 2003-12-29 2004-12-20 Entkoppeln der Anzahl der logischen Threads von der Anzahl der gleichzeitigen physischen Threads in einem Prozessor

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE112004002505T Withdrawn DE112004002505T5 (de) 2003-12-29 2004-12-20 Entkoppeln der Anzahl der logischen Threads von der Anzahl der gleichzeitigen physischen Threads in einem Prozessor

Country Status (6)

Country Link
US (1) US7797683B2 (de)
JP (1) JP4599365B2 (de)
KR (1) KR100856144B1 (de)
CN (2) CN102193828B (de)
DE (2) DE112004003142A5 (de)
WO (1) WO2006057647A2 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7765547B2 (en) * 2004-11-24 2010-07-27 Maxim Integrated Products, Inc. Hardware multithreading systems with state registers having thread profiling data
US7793291B2 (en) * 2004-12-22 2010-09-07 International Business Machines Corporation Thermal management of a multi-processor computer system
US7454596B2 (en) * 2006-06-29 2008-11-18 Intel Corporation Method and apparatus for partitioned pipelined fetching of multiple execution threads
US9146745B2 (en) * 2006-06-29 2015-09-29 Intel Corporation Method and apparatus for partitioned pipelined execution of multiple execution threads
US7698540B2 (en) * 2006-10-31 2010-04-13 Hewlett-Packard Development Company, L.P. Dynamic hardware multithreading and partitioned hardware multithreading
US8307246B2 (en) * 2008-10-29 2012-11-06 Aternity Information Systems Ltd. Real time monitoring of computer for determining speed of various processes
US9032254B2 (en) 2008-10-29 2015-05-12 Aternity Information Systems Ltd. Real time monitoring of computer for determining speed and energy consumption of various processes
US8487909B2 (en) * 2011-07-27 2013-07-16 Cypress Semiconductor Corporation Method and apparatus for parallel scanning and data processing for touch sense arrays
US9542236B2 (en) 2011-12-29 2017-01-10 Oracle International Corporation Efficiency sequencer for multiple concurrently-executing threads of execution
US9715411B2 (en) 2014-02-05 2017-07-25 International Business Machines Corporation Techniques for mapping logical threads to physical threads in a simultaneous multithreading data processing system
US9213569B2 (en) * 2014-03-27 2015-12-15 International Business Machines Corporation Exiting multiple threads in a computer
US9898351B2 (en) * 2015-12-24 2018-02-20 Intel Corporation Method and apparatus for user-level thread synchronization with a monitor and MWAIT architecture
CN106325512A (zh) * 2016-08-24 2017-01-11 韩龙潇 一种使用状态下监测周围环境的终端

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2078315A1 (en) * 1991-09-20 1993-03-21 Christopher L. Reeve Parallel processing apparatus and method for utilizing tiling
US5442797A (en) * 1991-12-04 1995-08-15 Casavant; Thomas L. Latency tolerant risc-based multiple processor with event driven locality managers resulting from variable tagging
JPH05181670A (ja) * 1992-01-06 1993-07-23 Fujitsu Ltd マイクロプログラム方式計算機
JP2991598B2 (ja) * 1993-09-09 1999-12-20 富士通株式会社 Ｌｓｉ設計装置及びｌｓｉ設計方法
JP3231571B2 (ja) 1994-12-20 2001-11-26 日本電気株式会社 順序付きマルチスレッド実行方法とその実行装置
US5913925A (en) * 1996-12-16 1999-06-22 International Business Machines Corporation Method and system for constructing a program including out-of-order threads and processor and method for executing threads out-of-order
US6192514B1 (en) * 1997-02-19 2001-02-20 Unisys Corporation Multicomputer system
US5999734A (en) * 1997-10-21 1999-12-07 Ftl Systems, Inc. Compiler-oriented apparatus for parallel compilation, simulation and execution of computer programs and hardware models
US7085670B2 (en) * 1998-02-17 2006-08-01 National Instruments Corporation Reconfigurable measurement system utilizing a programmable hardware element and fixed hardware resources
US6557064B1 (en) * 1999-02-19 2003-04-29 Hewlett-Packard Development Company Set up time adjust
US6496925B1 (en) * 1999-12-09 2002-12-17 Intel Corporation Method and apparatus for processing an event occurrence within a multithreaded processor
US6708269B1 (en) * 1999-12-30 2004-03-16 Intel Corporation Method and apparatus for multi-mode fencing in a microprocessor system
US7103586B2 (en) * 2001-03-16 2006-09-05 Gravic, Inc. Collision avoidance in database replication systems
US6964049B2 (en) * 2001-07-18 2005-11-08 Smartmatic Corporation Smart internetworking operating system for low computational power microprocessors
US7127561B2 (en) * 2001-12-31 2006-10-24 Intel Corporation Coherency techniques for suspending execution of a thread until a specified memory access occurs
US7487504B2 (en) * 2002-02-06 2009-02-03 International Business Machines Corporation Thread dispatch for multiprocessor computer systems
US7155708B2 (en) * 2002-10-31 2006-12-26 Src Computers, Inc. Debugging and performance profiling using control-dataflow graph representations with reconfigurable hardware emulation

Also Published As

Publication number Publication date
US7797683B2 (en) 2010-09-14
US20050193278A1 (en) 2005-09-01
WO2006057647A3 (en) 2006-07-20
JP2007517322A (ja) 2007-06-28
WO2006057647A2 (en) 2006-06-01
CN102193828A (zh) 2011-09-21
CN1926514A (zh) 2007-03-07
KR20060111626A (ko) 2006-10-27
CN102193828B (zh) 2013-06-12
KR100856144B1 (ko) 2008-09-03
JP4599365B2 (ja) 2010-12-15
CN1926514B (zh) 2011-06-08
DE112004002505T5 (de) 2006-11-23

Similar Documents

Publication Publication Date Title
DE112004003142A5 (de) Entkoppeln der Anzahl der logischen Threads von der Anzahl der gleichzeitigen physischen Threads in einem Prozessor
IS7689A (is) Fjölþátta lyfjaskammtaform
DE602004026819D1 (de) Nicht sequentielle Befehlszuteilung in einem Multithread-Prozessor
DE602004022679D1 (de) Schnelle anwendungsbenachrichtigung in einem geclusterten rechnersystem
DE602004010303D1 (de) Mehrere schnittstellen in einem speichergehäuse
DE602004020560D1 (de) Geschirrspülmaschine mit einem Filter
DK1501921T4 (da) Forbedrede virusrensningsmetoder
DE602005001605D1 (de) Speichern von schwarze Listen Anti-Spams
DE60231200D1 (de) Geschirrspülmaschine
DE60336555D1 (de) Pegylierte glykoformen von faktor vii
ATE356618T1 (de) Gegen missbrauch gesicherte darreichungsform
ATE365545T1 (de) Gegen missbrauch gesicherte darreichungsform
DE602004020320D1 (de) Verringerung von strahlenschäden von polymeren
CY2015011I1 (el) Μικροσωματιδια που περιλαμβανουν αναλογα σωματοστατινης
DE60322648D1 (de) Prozessorsystem mit mehrere Prozessorkerne zur sequentiellen oder parallelen Durchführung von Aufgaben
DE50200855D1 (de) Geschirrspülmaschine
DE502004003509D1 (de) Laden von software-modulen
DE60324745D1 (de) Münzsortiervorrichtung
DE60130882D1 (de) Geschirrspülmaschine mit einem zusätzlichen Besteckkorb
DE60127357D1 (de) Ausführung von einem PCI-Arbiter mit dynamischem Prioritätsschema
DE602004026773D1 (de) Verfahrensherstellung von ethern
DE10392560D2 (de) Reconfigurierbarer Prozessor
DE602004030300D1 (de) Datenschaltung mit Softwarekonfiguration
ATE556564T1 (de) Zuweisung von zeitschlitzen
DE602004010251D1 (de) Reduzierung von mikroarray schwankungen durch interne referenzpositionen

Legal Events

Date Code Title Description
R012 Request for examination validly filed
R131 Declaration of division deemed not made
R409 Internal rectification of the legal status completed
R129 Divisional application from

Ref document number: 112004002505

Country of ref document: DE

Effective date: 20120820

R409 Internal rectification of the legal status completed
R016 Response to examination communication
R016 Response to examination communication
R002 Refusal decision in examination/registration proceedings
R006 Appeal filed
R008 Case pending at federal patent court
R003 Refusal decision now final
R011 All appeals rejected, refused or otherwise settled