CN203102268U - Control bus with trigger synchronization function and clock synchronization function - Google Patents
Control bus with trigger synchronization function and clock synchronization function Download PDFInfo
- Publication number
- CN203102268U CN203102268U CN2013200500592U CN201320050059U CN203102268U CN 203102268 U CN203102268 U CN 203102268U CN 2013200500592 U CN2013200500592 U CN 2013200500592U CN 201320050059 U CN201320050059 U CN 201320050059U CN 203102268 U CN203102268 U CN 203102268U
- Authority
- CN
- China
- Prior art keywords
- bus
- usb
- clock
- synchronization
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Abstract
Disclosed is a control bus with a trigger synchronization function and a clock synchronization function. According to the control bus with the trigger synchronization function and the clock synchronization function, a universal serial bus (USB) interface is connected with a micro-processing unit and a USB communication bus through a concentrator, different output ends of the micro-processing unit are connected with a synchronization triggering bus and a synchronization clock bus respectively through a synchronization triggering input and output selection module and a synchronization clock input and output selection module, a plurality of USB expansion interfaces are connected on the USB communication bus, on the synchronization triggering bus and on the synchronization clock bus, and power source control ends of the USB expansion interfaces are connected with an output end of the micro-processing unit. The control bus with the trigger synchronization function and the clock synchronization function has the advantages that the ability of using multiple USB instruments in one system enables a single testing system to be used for testing various kinds of composite signal devices, high-accuracy synchronization clock input and output of the devices are ensured, USB 2.0 and USB 3.0 are made compatible, the bandwidth is greatly increased, data processing efficiency is higher, better power management is achieved, and data transmission speed is high.
Description
Technical field
The utility model relates to a kind of control bus with triggering and clock synchronization function, is a kind of USB expansion equipment USB XI(USB extensions for Instrumentation towards instrument system).Be mainly used in same system, to connect and use a plurality of USB instruments, make single test macro can be used in the multiple mixed signal device of test.
Background technology
The automatic test of realization equipment needs a plurality of desk-top instruments at present, and this need expend suitable cost and physical space.Traditional desk-top instrument as AWG (Arbitrary Waveform Generator), logic analyser and oscillograph etc., uses the interim buffer memory of storer limited on the plate as the stored waveform data.Memory expensive and free space are limited on the plate.Then, these instrument systems can input to PC with waveform or from the PC output waveform by GPIB, LAN interface.Bad is that such data throughout only is the number megabyte per second.Import application such as hard disk or data stream importing internal memory for data stream, need much higher transfer rate.
Summary of the invention
The utility model purpose provides a kind of control bus with triggering and clock synchronization function, and the needs that exist with the solution prior art expend suitable cost and physical space, complex structure, the problem that synchronization accuracy and message transmission rate are not high.
The technical solution of the utility model is: a kind of control bus with triggering and clock synchronization function, comprise USB interface, it is characterized in that, also comprise the usb communication bus, the synchronous triggering bus, the synchronous clock bus, microprocessing unit, module is selected in the synchronous triggering input and output, module is selected in the synchronous clock input and output, power supply and a plurality of USB expansion interface, USB interface is connected with the usb communication bus with microprocessing unit by hub, and the different output terminals of microprocessing unit select module and synchronous clock input and output to select module to be connected with the synchronous clock bus with the synchronous triggering bus by the synchronous triggering input and output respectively; Be connected a plurality of USB expansion interfaces on usb communication bus, synchronous triggering bus and synchronous clock bus respectively, the control end of the power supply of USB expansion interface is connected with an output terminal of microprocessing unit.
Described synchronous clock input and output select module to be connected with the clock of 10MHz.
The utility model has the advantages that: this ability of a plurality of USB instruments of using in same system makes that single test macro can be used to test multiple mixed signal device, has the outstanding feature of the following aspects:
1) increases device synchronization and triggered input and output: guaranteed reliable synchronization and triggering;
2) input and output of device synchronization clock have been increased: guarantee high precision;
3) compatible USB 2.0 and USB 3.0;
4)
Greatly improved bandwidth---up to the 5Gbps full duplex;
5) make data processing efficiency higher;
6) realized better power management;
7) can make main frame recognition means quickly;
8) can connect seven USB peripheral hardwares simultaneously and carry out work;
9) the integrated and multiple instruments that is beneficial to modular instrument is worked simultaneously;
10) high data rate.
This ability of a plurality of USB instruments of using in same system makes single test macro can be used to test multiple mixed signal device.USB XI carries out communication by USB and PC, very convenient for the user quickness and high efficiency.
Description of drawings
Fig. 1 is a general structure block diagram of the present utility model.
Embodiment
Referring to Fig. 1, a kind of control bus of the utility model with triggering and clock synchronization function, on the basis of existing USB interface, be provided with usb communication bus A, the synchronous triggering bus B, synchronous clock bus C, microprocessing unit MCU, module is selected in the synchronous triggering input and output, module is selected in the synchronous clock input and output, power supply and a plurality of USB expansion interface (USBXI interface 1,2 ... n), USB interface is connected with usb communication bus A with microprocessing unit MCU by hub HUB, and the different output terminals of microprocessing unit MCU select module and synchronous clock input and output to select module to be connected with synchronous clock bus C with the synchronous triggering bus B by the synchronous triggering input and output respectively.On usb communication bus A, synchronous triggering bus B and synchronous clock bus C, be connected a plurality of USBXI interfaces 1,2 respectively ... n, the control end of the power supply of USB expansion interface is connected with the output terminal of microprocessing unit MCU.Described synchronous clock input and output select module to be connected with the clock of 10MHz.
The utility model in use can be at each USBXI interface 1,2 ... n connects the equipment with USB interface, and USB interface of the present utility model is communicated by letter with computer PC() be connected.
The utility model is as the USB platform of a new generation, and the technical design of USB XI has increased synchronous triggering input and output and synchronous clock input/output function for the peripheral hardware instrument.
For mixed signal or multiple signals test, another technical advantage of USB XI is that it provides the ability of tight integrated a plurality of instruments in same system.This ability provides the precise synchronization between instrument, USB platform as a new generation, the technical design of USB XI provides the synchronous of higher level for relevant virtual test instrument, and kept compatibility backward simultaneously, the 10MHz differential clocks in the USB XI backboard can allow a plurality of equipment that its sampling clock is synchronized on the identical reference clock.Triggering circuit on the backboard can be worked in coordination with triggering by testing apparatus, and uses identical 10MHz clock edge.USB XI provides synchronously and with the clock function, has realized more high-precision measurement and reduced the shared space of instrument.The mixed signal mode of this realization instrument system makes multiple Test Application reap no little benefit, and in the past, the automatic test of these equipment needed a plurality of desk-top instruments, and this need expend suitable cost and physical space.And the utility model USB XI instrument system provides a kind of single platform solution, by this scheme, can be in single test integrated many instruments.A mixed signal test platform can be integrated in the single test macro.Utilize the modular implementation mode of instrument system, can be by reconfiguring this system or it being expanded to satisfy following testing requirement.Such as: on PC, develop the function selecting interface; After selecting wherein certain (or some) function items, can on PC, eject the operation interface of this function items; Select option of oscillograph, eject corresponding interface.
The maximum technical advantage of USB XI instrument system is high data rate.This advantage has not only shortened the test duration that common automatic test is used, and also makes the new application of using existing commercial hardware to realize be achieved.One of example is that data stream imports PC, as signals intelligence and digital video test etc.
USB XI relies on its high transfer rate and low bus time delay, realizes higher handling capacity, and its actual transfer rate approximately is that 3.2Gbps(is 400MB/S), theoretic flank speed is that 5.0Gbps(is 625MB/S).
Because compatible USB 3.0 makes that the interface power supply capacity is 1A, and adopts device polling, but adopts the drives interrupts agreement.Therefore, before the interrupt request data transmission is arranged, treat not power consumption of machine equipment.The lot of data flow transmission needs performance support faster, and in the time of transmission simultaneously, equipment can be transferred to low power consumpting state when idle.Even can empty following making a return journey receive other instruction, finish other actions.
Principle of work of the present utility model is:
1) after the outside provides power supply for USB XI platform, Hub and the operation earlier of MCU part are got up.
2) when MCU through after Hub obtains external command, control power supply among the last figure and powers or cut off the power supply for USB XI interface and environment division to realize powering on or cutting off the power supply of peripheral hardware.
3) after USB XI interface and environment division obtain power supply, peripheral hardware is through USB XI interface, Hub, and USB interface and host computer carry out communication work.
4) when peripheral hardware can with the host computer operate as normal after, select module to select in 7 peripheral hardwares any one to be used as the synchronous triggering output terminal by the input and output of MCU control synchronous triggering, other 6 as the synchronous triggering input end.
5) when peripheral hardware can with the host computer operate as normal after, select module to select in 7 peripheral hardwares any one to be used as the synchronous clock output terminal by the input and output of MCU control synchronous clock, other 6 as the synchronous clock input end; Or 10MHz CLK is as the synchronous clock output terminal, and 7 peripheral hardwares are all as the synchronous clock input end.
6) when using the high precision clock frequency of higher frequency, can realize by change 10MHz CLK module.
7) communication all is to be realized by the USB communication bus; Triggering synchronous is to be finished by the synchronous triggering bus; Clock synchronization is to be undertaken by the synchronous clock bus.
Claims (2)
1. the control bus with triggering and clock synchronization function comprises USB interface, it is characterized in that, also comprises usb communication bus, synchronous triggering bus, synchronous clock bus, microprocessing unit, synchronous triggering
Input and output select module, synchronous clock input and output to select module, power supply and a plurality of USB expansion interface, USB interface is connected with the usb communication bus with microprocessing unit by hub, and the different output terminals of microprocessing unit select module and synchronous clock input and output to select module to be connected with the synchronous clock bus with the synchronous triggering bus by the synchronous triggering input and output respectively; Be connected a plurality of USB expansion interfaces on usb communication bus, synchronous triggering bus and synchronous clock bus respectively, the control end of the power supply of USB expansion interface is connected with an output terminal of microprocessing unit.
2. the control bus of band triggering according to claim 1 and clock synchronization function is characterized in that described synchronous clock input and output select module to be connected with the clock of 10MHz.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2013200500592U CN203102268U (en) | 2013-01-30 | 2013-01-30 | Control bus with trigger synchronization function and clock synchronization function |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2013200500592U CN203102268U (en) | 2013-01-30 | 2013-01-30 | Control bus with trigger synchronization function and clock synchronization function |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203102268U true CN203102268U (en) | 2013-07-31 |
Family
ID=48853653
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2013200500592U Expired - Lifetime CN203102268U (en) | 2013-01-30 | 2013-01-30 | Control bus with trigger synchronization function and clock synchronization function |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203102268U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120066418A1 (en) * | 2009-05-20 | 2012-03-15 | Chronologic Pty. Ltd. | Synchronous network of superspeed and non-superspeed usb devices |
CN108710404A (en) * | 2018-05-23 | 2018-10-26 | 中国科学技术大学 | A kind of mixed signal generator |
-
2013
- 2013-01-30 CN CN2013200500592U patent/CN203102268U/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120066418A1 (en) * | 2009-05-20 | 2012-03-15 | Chronologic Pty. Ltd. | Synchronous network of superspeed and non-superspeed usb devices |
CN108710404A (en) * | 2018-05-23 | 2018-10-26 | 中国科学技术大学 | A kind of mixed signal generator |
CN108710404B (en) * | 2018-05-23 | 2020-08-28 | 中国科学技术大学 | Mixed signal generator |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Forencich et al. | Corundum: An open-source 100-gbps nic | |
CN104915303B (en) | High speed digital I based on PXIe buses/O systems | |
CN104899167A (en) | Portable high-speed data acquisition method based on FPGA | |
CN107169244B (en) | Electromechanical-electromagnetic transient hybrid simulation interface system and method | |
CN105335548B (en) | A kind of MCU emulation mode for ICE | |
CN211628241U (en) | PCIE bus structure switching topology through software | |
CN116680220B (en) | Signal transceiver and signal receiving and transmitting system | |
WO2012177330A1 (en) | Interface extender for portable electronic devices | |
CN105162437A (en) | Waveform generating device and method | |
CN110635985A (en) | FlexRay-CPCIe communication module | |
CN102253910A (en) | Inter-integrated circuit (I2C) transmission method and device | |
CN203102268U (en) | Control bus with trigger synchronization function and clock synchronization function | |
CN102609057A (en) | Control machine box based on PXIe | |
CN202058011U (en) | Multiaxial multi-point vibration controller based on PXI bus | |
CN112579495B (en) | GPIO controller | |
CN112650701B (en) | Simplified serial transmission circuit | |
CN111313869A (en) | Clock switching circuit of gigabit Ethernet transceiver | |
CN202406141U (en) | Fire wall | |
CN102521180B (en) | Multi-channel real-time direct reading memory structure | |
CN202795364U (en) | Dynamically reconfigurable test measuring instrument | |
US20080189453A1 (en) | Semiconductor integrated circuit device and method of operating the same | |
CN211015495U (en) | Bus architecture and case type acquisition instrument with same | |
CN109256998A (en) | Control the method and system and servo motor of current of electric sampling with high precision | |
Pham-Thai et al. | A novel multichannel UART design with FPGA-based implementation | |
US20170212861A1 (en) | Clock tree implementation method, system-on-chip and computer storage medium |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CX01 | Expiry of patent term |
Granted publication date: 20130731 |
|
CX01 | Expiry of patent term |