CN1839548B - Phase locked loop filter - Google Patents

Phase locked loop filter Download PDF

Info

Publication number
CN1839548B
CN1839548B CN2004800171940A CN200480017194A CN1839548B CN 1839548 B CN1839548 B CN 1839548B CN 2004800171940 A CN2004800171940 A CN 2004800171940A CN 200480017194 A CN200480017194 A CN 200480017194A CN 1839548 B CN1839548 B CN 1839548B
Authority
CN
China
Prior art keywords
charge pump
locked loop
phase
loop filter
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2004800171940A
Other languages
Chinese (zh)
Other versions
CN1839548A (en
Inventor
米卡埃尔·格奈斯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of CN1839548A publication Critical patent/CN1839548A/en
Application granted granted Critical
Publication of CN1839548B publication Critical patent/CN1839548B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H03L7/0893—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump the up-down pulses controlling at least two source current generators or at least two sink current generators connected to different points in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop

Abstract

A phase locked loop filter comprising a first capacitor for connecting to a first charge pump path; and a parallel resistor/capacitor circuit for connecting to a second charge pump path with the resistor/capacitor circuit having a second capacitor; wherein the first capacitor and second capacitor are connected in series to allow a voltage associated with the first capacitor and a voltage associated with the parallel resistor/capacitor circuit to be added together.

Description

Phase locked loop filter
Technical field
The present invention relates to phase locked loop filter.
Background technology
Radio telephone system needs low phase noise, the channel frequency of swap time and pinpoint accuracy fast usually.
The phase-locked loop that has required feature (for example low phase noise) for design, relevant phase locked loop filter usually need be greater than the capacitance of 10nF, wherein Zui Da phase-locked loop electric capacity should be " zero point " electric capacity (promptly be used for creating at filter transfer function the phase-locked loop filter capacitor at zero point, this is to be essential for the stability of phase-locked loop).
Yet,, it is realized that single chip integrated is very difficult and expensive for the phase-locked loop of the so big capacitance of needs.
Developed a kind of technology, be used to reduce the required capacitance of phase-locked loop, it is integrated to allow to carry out monolithic thus, also keep identical whole phase-locked loop transfer function (being dynamically Cheng Huan of phase-locked loop) simultaneously, this technology comprises utilizes twin-channel phase locked loop filter, wherein each phase locked loop filter passage for example comes from charge pump or two independent charge pumps with single output channel with two output channels by independent charge pump channels drive.
An example of dual path pll filter is at the IEEE Journal in December, 1998 of Solid-State Circuit by Craninckx and Steyaert, Vol.33, propose among the No.12, wherein dual path pll filter comprises two active devices, an amplifier and a voltage adder.
Another example of dual path pll filter be by Koo at the IEEE Journal in May, 2002 of Solid-State Circuit, Vol.37 proposes among the No.5, wherein dual path pll filter comprises single active device and amplifier.
Yet, among phase locked loop filter, use active device to increase phase noise and power consumption simultaneously, and increased the complexity of phase locked loop filter.
US 5,774,023 discloses a kind of loop filter, it comprises heavy current first pole filter capacitor, the heavy current first limit damping resistance, weak current first pole filter capacitor, the weak current first limit damping resistance and first pole filter capacitor, wherein when from the current impulse of charge pump when suitable with final narrow loop band width, loop filter is exported by first charge pump and is driven, and this loop filter of other situations is exported by second charge pump and driven.As above-mentioned US5,774,023 is disclosed, switchable current source between output of first charge pump and the output of second charge pump, rather than output simultaneously.
According to an aspect of the present invention, provide a kind of integrated circuit that comprises phase-locked loop systems, this phase-locked loop systems has: charge pump (12) is set to output first electric current on the first charge pump passage, simultaneously output second electric current on the second charge pump passage; And phase locked loop filter (13), this phase locked loop filter (13) is characterised in that to be the combination of second electric capacity (C2), parallel resistor/condenser network (23) and additional pole, and described second electric capacity (C2) electrically is connected between the first charge pump passage and the second charge pump passage; And described parallel resistance/condenser network (23) electrically is connected to the second charge pump passage, and described resistance circuit (23) has first electric capacity (C1) and first resistance element (R1); Wherein second electric capacity (C2) and first electric capacity (C1) are connected in series, and add up mutually with the voltage that allows the voltage relevant with second electric capacity (C2) and be correlated with described parallel resistor/condenser network (23); Described additional pole has second resistance element (R2) and shunt capacitance (C3), wherein an end of shunt capacitance (C3) is connected to second resistance element (R2) and the other end is connected to reference voltage, make charge pump (12) be set to generate first electric current on the first charge pump passage concurrently and generate second electric current on the second charge pump passage (22) that this first electric current is equivalent to charge pump current I CpDivided by factor B, this second electric current is equivalent to charge pump current I CpDeduct charge pump current I CpDivided by factor B is I Cp-I Cp/ B.
It provides following advantage, under the situation that does not need to use such as the active device of voltage adder or integrator, makes it possible to loop filter capacitance is integrated on the one chip.
Description of drawings
Below will and be described embodiments of the invention with reference to the accompanying drawings by example, wherein:
Fig. 1 shows the phase-locked loop that comprises filter according to the embodiment of the invention;
Fig. 2 shows the phase locked loop filter according to the embodiment of the invention;
Fig. 3 shows the binary channels performance plot according to the phase locked loop filter of the embodiment of the invention;
Fig. 4 shows the phase noise characteristic figure according to the phase locked loop filter of the embodiment of the invention.
Embodiment
Fig. 1 is illustrated in the phase-locked loop 10 that uses in the radio telephone (not shown).Phase-locked loop 10 comprises phase detectors 11, and it has the first input end that is used to receive reference frequency, is used to receive second input of phase-locked loop frequency and the output that is used to be connected to charge pump 12.Charge pump 12 has two output channels, and it is connected with the corresponding input channel of loop filter 13 respectively.Loop filter 13 is connected to voltage-controlled oscillator VCO14.VCO14 is connected with the one 2 times of frequency divider 15, and the one 2 times of frequency divider 15 provides input to radio telephone DCS part and the 22 times of frequency divider 16.The 22 times of frequency divider 16 provides input to radio telephone GSM part and Fractional-N frequency device 17.Fractional-N frequency device 17 is connected to second input of phase detectors 11, is used for providing phase-locked loop frequency to phase detectors 11.
Use although be illustrated in the multiple band wireless telephone that embodiment among Fig. 1 is set to support at the same time GSM and DCS, but can knowing, those skilled in the art can use more generally phase-locked loop structures, for example, VCO14 can be configured to provide output frequency under expected frequency and need not to use frequency divider.
Phase-locked loop 10 is worked as follows, presents for example reference signal of 26MHz to phase detectors 11.Phase difference between the output signal of phase detectors 11 benchmark signals and Fractional-N frequency device 17, generate and two signal phases between the proportional output pulse of difference.The output pulse of phase detectors 11 is used for charge pump 12 charge or discharge, and charge pump 12 has first current output channels as described below and second current output channels.Signal between phase detectors 11 and the charge pump 12 is a voltage signal.
12 pairs of loop filters of charge pump 13 carry out charge or discharge.
As described below, loop filter 13 receives the output current from first passage and second channel, and this output current is converted to voltage level, and described output current has showed the phase difference between two frequencies.The voltage that loop filter 13 produces is used to drive VCO14, and wherein VCO14 is used to reduce the phase difference between reference frequency and Fractional-N frequency device 17 output frequencies.The purposes of the 15, the 22 times of frequency divider 16 of the one 2 times of frequency divider and Fractional-N frequency device 17 is the frequencies that allow to produce except reference frequency.Those skilled in the art will appreciate that the value by changing N can generate different frequencies, that is to say, can be used as synthesizer and use.For example, when phase-locked loop 10 was locked in the 26MHz reference frequency, voltage controlled oscillator 14 can be set to generate the signal of 3.6GHz, and the one 2 times of frequency divider 15 is the signal that is applicable to the 1.8GHz of DCS use with the 3.6GHz conversion of signals.Correspondingly, the 22 times of frequency divider 16 is the 0.9GHz signal that is applicable to that GSM uses with the 1.8GHz conversion of signals.Fractional-N frequency device 17 is used for 0.9GHz conversion of signals 26MHz signal to keep phase-locked with the 26MHz reference signal.
Fig. 2 illustrates the loop filter 13 that is connected to the first charge pump passage 21 and the second charge pump passage 22.The first charge pump passage 21 and the second charge pump passage 22 can be made of single charge pump or two independent charge pumps.The first charge pump passage 21 is set to have and is equivalent to the gain of charge pump gain Icp divided by factor B.The second charge pump passage 22 is set to generate second electric current, and described second electric current is equivalent to charge pump current Icp and deducts charge pump current Icp divided by factor B (being Icp-Icp/B).Yet, between the first current pump passage 21 and the second current pump passage 22, also can use other current relationships, with the total capacitance value of the loop filter guaranteeing to keep lower.Preferably the electric current that generates on the first current pump passage 21 is less than the electric current on the second current pump passage 22.
Loop filter 13 comprises parallel resistor/condenser network 23, its have the first resistance element R1 (for example, resistance or have the element of identical function, for example the capacitance switch circuit or be operated in the MOS transistor of linear zone) and first capacitor C 1 in parallel with it.One end of parallel resistor/condenser network 23 is connected to reference voltage, and for example or other burning voltages, and the other end is connected to the second charge pump passage 22 and be connected in series second capacitor C 2.The other end of second capacitor C 2 is connected to the first charge pump passage 21, and the first charge pump passage 21 of charge pump 12 and the second charge pump passage 22 provide electric current to loop filter 13 simultaneously thus, are used for carrying out simultaneously frequency and obtain and locking mode.
Purpose for present embodiment, loop filter 13 comprises additional pole, described additional pole by be connected in series between the first charge pump passage 21 and the VCO14 the second resistance element R2 (for example, resistance or have the element of identical function, for example the capacitance switch circuit or be operated in the MOS transistor of linear zone) and the 3rd capacitor C 3 set up, one end of described the 3rd capacitor C 3 is connected between resistance element R2 and the VCO14, and the other end is connected to reference voltage, for example or other burning voltages.The purpose of the additional pole of being set up by the second resistance element R2 and the 3rd capacitor C 3 is to suppress phase noise further, and also is the characteristics (although being not necessary) of expectation.
The voltage that second capacitor C, 2 two ends form is corresponding to the integration input current, and by the decision of the formula in the s territory, as shown in Figure 3:
V B = I cp B 1 s C 2
The voltage that parallel resistor/condenser network 23 two ends form is corresponding to the low pass transfer function of limit ω p and by following formula decision, as shown in Figure 3:
V A＝I cp(R 1‖C 1)
Therefore, can be calculated as follows the equiva lent impedance of loop filter:
Figure B2004800171940D00061
Because first capacitor C 1 and second capacitor C 2 in series disposes, so make voltage V AAnd V BAddition makes integral voltage and low pass transfer overvoltage combine thus.Loop filter impedance and loop filter gain that the result obtains are shown in Figure 3.
When second capacitor C 2 is used for input voltage is carried out integration, and when correspondingly being used to form the zero point of required loop filter 13, use charge pump current Icp to provide following advantage: under the situation that does not need big capacitance divided by factor B, permission is enough low with reset, shown in filter impedance in Fig. 3 and loop gain figure.
A plurality of factors are depended in the selection of B value.Total capacitance value reduces if the B value increases, if wish to reduce capacitance thus, may wish with B be provided with big as much as possible.Yet there are a plurality of upper limits in the B value.At first, when B increased, phase noise also increased with identical speed in the band.Secondly, have been found that when B reaches 35 values between 40, on mathematics, not have and separate (this depends on loop parameter slightly) for the passive two channels filter that has additional pole (being that R1/C2 connects with C1, is the R3/C2 limit afterwards).The 3rd, be in fact obtainable minimum current source; If B increases, the ratio that 1/B is pressed in then auxiliary charge pump gain reduces.This may cause minimum unmanageable current source (being lower than 1uA).
Because charge pump current is divided by the influence of factor B, will have bigger noise than the hf channel that between the second charge pump passage 22 and VCO14, forms at the low channel of the loop filter 13 that forms between the first charge pump passage 21 and the VCO14.Yet because the frequency bandwidth of low channel is less than the frequency bandwidth by the loop filter of hf channel decision, the additional noise that produces on low channel will can not influence phase place noise outside the band.In fact, as shown in Figure 4, on the deviation frequency that is higher than the loop filter frequency bandwidth, the noise that low channel produces will be less than the noise that hf channel produced.
For instance, by using above-mentioned loop filter, calculate the value that to know first capacitor C 1, the value of second capacitor C 2, the value of the 3rd capacitor C 3, the value of the first resistance element R1 and the value of the second resistance element R2 according to following loop filter parameters.
Frequency bandwidth 100kHz
KVCO＝400MHz/V
Reference frequency 26MHz
Binary channels ratio factor B=30
By the value of given Icp, KVCO, reference frequency, frequency bandwidth and by separating loop filter formula of impedance Zeq (s), then can obtain the suitable value of required electric capacity and resistance.Therefore, by utilizing loop filter impedance formula Zeq (s) and the first current pump channel current 20uA (being 600uA/30) and the second current pump channel current 580uA (being 600uA-20uA) that as above provides, then can calculate the numerical value of following elements:
C2＝90pF
R1＝1480ohms
C1＝225pF
R2＝4700ohms
C3＝300pF
Therefore, based on above-mentioned loop filter, total loop filter capacitance value of loop filter is 615pF.
This can be worth the following standard loop filter that is connected to the single channel charge pump with respective element and compare:
C2＝10nF
R1＝410ohms
C1＝880pF
R2＝1110ohms
C3＝300pF
Therefore, for the single channel loop filter, total loop filter capacitance numerical value approximately is 11nF.

Claims (5)

1. integrated circuit that comprises phase-locked loop systems, this phase-locked loop systems has: charge pump (12) is set to output first electric current on the first charge pump passage, simultaneously output second electric current on the second charge pump passage; And phase locked loop filter (13), this phase locked loop filter (13) is characterised in that to be the combination of second electric capacity (C2), parallel resistor/condenser network (23) and additional pole, and described second electric capacity (C2) electrically is connected between the first charge pump passage and the second charge pump passage; And described parallel resistance/condenser network (23) electrically is connected to the second charge pump passage, and described resistance circuit (23) has first electric capacity (C1) and first resistance element (R1); Wherein second electric capacity (C2) and first electric capacity (C1) are connected in series, and add up mutually with the voltage that allows the voltage relevant with second electric capacity (C2) and be correlated with described parallel resistor/condenser network (23); Described additional pole has second resistance element (R2) and shunt capacitance (C3), wherein an end of shunt capacitance (C3) is connected to second resistance element (R2) and the other end is connected to reference voltage, make charge pump (12) be set to generate first electric current on the first charge pump passage concurrently and generate second electric current on the second charge pump passage (22) that this first electric current is equivalent to charge pump current I CpDivided by factor B, this second electric current is equivalent to charge pump current I CpDeduct charge pump current I CpDivided by factor B is I Cp-I Cp/ B.
2. according to the integrated circuit that comprises phase-locked loop systems of claim 1, wherein second electric current is greater than first electric current, so that the capacitance of described phase locked loop filter (13) reduces.
3. according to the integrated circuit that comprises phase-locked loop systems of claim 1, wherein the voltage of addition is used to control voltage-controlled oscillator (14).
4. electronic equipment, it comprises the integrated circuit according to claim 1.
5. according to the electronic equipment of claim 4, wherein this electronic equipment is a radio telephone.
CN2004800171940A 2003-06-17 2004-06-16 Phase locked loop filter Expired - Fee Related CN1839548B (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP03291465.7 2003-06-17
EP03291465A EP1492235B1 (en) 2003-06-17 2003-06-17 Filter for phase-locked loop
PCT/EP2004/006481 WO2004114525A1 (en) 2003-06-17 2004-06-16 Phase locked loop filter

Publications (2)

Publication Number Publication Date
CN1839548A CN1839548A (en) 2006-09-27
CN1839548B true CN1839548B (en) 2010-10-27

Family

ID=33396031

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2004800171940A Expired - Fee Related CN1839548B (en) 2003-06-17 2004-06-16 Phase locked loop filter

Country Status (8)

Country Link
US (1) US7283004B2 (en)
EP (1) EP1492235B1 (en)
JP (1) JP4236683B2 (en)
KR (1) KR101073822B1 (en)
CN (1) CN1839548B (en)
AT (1) ATE364930T1 (en)
DE (1) DE60314384T2 (en)
WO (1) WO2004114525A1 (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7382178B2 (en) * 2004-07-09 2008-06-03 Mosaid Technologies Corporation Systems and methods for minimizing static leakage of an integrated circuit
US7567133B2 (en) * 2006-04-06 2009-07-28 Mosaid Technologies Corporation Phase-locked loop filter capacitance with a drag current
KR100852178B1 (en) * 2007-03-29 2008-08-13 삼성전자주식회사 Linearly variable resistor circuit and programmable loop filter including the same
JP5102603B2 (en) * 2007-12-21 2012-12-19 ルネサスエレクトロニクス株式会社 Semiconductor integrated circuit
CN101465647B (en) * 2007-12-21 2010-12-01 锐迪科微电子（上海）有限公司 Filter of phase-locked loop apparatus and phase-locked loop apparatus
US8854094B2 (en) * 2008-03-21 2014-10-07 Broadcom Corporation Phase locked loop
US8339207B2 (en) * 2008-07-23 2012-12-25 Sony Corporation System and method for effectively implementing a loop filter device
KR101283468B1 (en) * 2009-11-19 2013-07-23 한국전자통신연구원 Loop filter and phase locked loop comprising the same
JP2013058904A (en) * 2011-09-08 2013-03-28 Alps Electric Co Ltd Phase synchronization circuit and television signal reception circuit
CN103051334A (en) * 2011-10-17 2013-04-17 无锡旗连电子科技有限公司 Phase-locked loop for radio frequency identification read-write device
CN113300705B (en) * 2021-07-27 2021-10-15 深圳比特微电子科技有限公司 Phase-locked loop circuit and signal processing apparatus

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5424689A (en) * 1993-12-22 1995-06-13 Motorola, Inc. Filtering device for use in a phase locked loop controller
US5774023A (en) * 1997-04-30 1998-06-30 Motorola, Inc. Adaptive phase locked loop system with charge pump having dual current output
CN1386325A (en) * 2000-05-10 2002-12-18 皇家菲利浦电子有限公司 A frequency synthesizer having a phase-locked loop with circuit for reducing power-on switching transients

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6417739B1 (en) * 2001-03-23 2002-07-09 Motorola, Inc. Loop filter
EP1282234A1 (en) * 2001-07-31 2003-02-05 Texas Instruments Incorporated Loop filter architecture
US7161436B2 (en) * 2002-11-27 2007-01-09 Mediatek Inc. Charge pump structure for reducing capacitance in loop filter of a phase locked loop
JP4220843B2 (en) * 2003-06-27 2009-02-04 パナソニック株式会社 Low-pass filter circuit and feedback system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5424689A (en) * 1993-12-22 1995-06-13 Motorola, Inc. Filtering device for use in a phase locked loop controller
US5774023A (en) * 1997-04-30 1998-06-30 Motorola, Inc. Adaptive phase locked loop system with charge pump having dual current output
CN1386325A (en) * 2000-05-10 2002-12-18 皇家菲利浦电子有限公司 A frequency synthesizer having a phase-locked loop with circuit for reducing power-on switching transients

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Jan Craninckx, Michel S. J. Steyaert.A Fully Integrated CMOSDCS-1800 Frequency Synthesizer.IEEE JOURNAL OF SOLID-STATE CIRCUITS33 12.1998,33(12),2054-2065.
Jan Craninckx, Michel S. J. Steyaert.A Fully Integrated CMOSDCS-1800 Frequency Synthesizer.IEEE JOURNAL OF SOLID-STATE CIRCUITS33 12.1998,33(12),2054-2065. *

Also Published As

Publication number Publication date
US7283004B2 (en) 2007-10-16
JP4236683B2 (en) 2009-03-11
ATE364930T1 (en) 2007-07-15
DE60314384T2 (en) 2008-02-14
KR101073822B1 (en) 2011-10-17
DE60314384D1 (en) 2007-07-26
EP1492235A1 (en) 2004-12-29
EP1492235B1 (en) 2007-06-13
US20070090882A1 (en) 2007-04-26
JP2006527936A (en) 2006-12-07
WO2004114525A1 (en) 2004-12-29
KR20060018896A (en) 2006-03-02
CN1839548A (en) 2006-09-27

Similar Documents

Publication Publication Date Title
Shu et al. A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier
US7518458B2 (en) Oscillator and data processing equipment using the same and voltage control oscillator and data processing equipment using voltage control oscillator
EP1216508B1 (en) Pll loop filter with switched-capacitor resistor
US7345550B2 (en) Type II phase locked loop using dual path and dual varactors to reduce loop filter components
US20030025538A1 (en) Loop filter architecture
US6680657B2 (en) Cross-coupled voltage controlled oscillator with improved phase noise performance
CN1839548B (en) Phase locked loop filter
US7706767B2 (en) Dual path loop filter for phase lock loop
US20050245225A1 (en) Wideband I/Q signal generation device
US7689189B2 (en) Circuit and method for signal reception using a low intermediate frequency reception
CN108599761B (en) Broadband signal source
US7944318B2 (en) Voltage controlled oscillator, and PLL circuit and radio communication device each including the same
EP1489752A1 (en) Receiver apparatus
US7082295B2 (en) On-chip loop filter for use in a phase locked loop and other applications
KR100696411B1 (en) Single chip cmos transmitter/receiver and method of using same
JP4327144B2 (en) An active filter in a PLL circuit.
Emira et al. A BiCMOS Bluetooth/Wi-Fi Receiver
JP4618759B2 (en) Single chip CMOS transmitter / receiver and method of use thereof
CN114499505A (en) Loop filter and phase-locked loop circuit
Pache et al. An improved 3 V 2 GHz image reject mixer and a VCO-prescaler fully integrated in a BiCMOS process
JP2000224027A (en) Pll circuit
Wiranto et al. A low-cost CMOS reconfigurable receiver for WiMAX applications
JP2005285938A (en) Variable capacity circuit, oscillation circuit, and radio communication device
JPH10242846A (en) Voltage-controlled high-frequency oscillator device
JPH10303744A (en) Control voltage sensitivity changeover circuit for pll circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20101027

Termination date: 20150616

EXPY Termination of patent right or utility model