CA2116736C - Decoder selection - Google Patents
Decoder selectionInfo
- Publication number
- CA2116736C CA2116736C CA002116736A CA2116736A CA2116736C CA 2116736 C CA2116736 C CA 2116736C CA 002116736 A CA002116736 A CA 002116736A CA 2116736 A CA2116736 A CA 2116736A CA 2116736 C CA2116736 C CA 2116736C
- Authority
- CA
- Canada
- Prior art keywords
- bit error
- error rate
- encoded signal
- decoding
- processes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/20—Arrangements for detecting or preventing errors in the information received using signal quality detector
- H04L1/203—Details of error rate determination, e.g. BER, FER or WER
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/23—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using convolutional codes, e.g. unit memory codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
- H04L1/0046—Code rate detection or code type detection
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
- H04L1/0054—Maximum-likelihood or sequential decoding, e.g. Viterbi, Fano, ZJ algorithms
Abstract
The process of the present invention receives encoded data over a channel, decodes the data, and estimates the number of errors induced by the channel. The proper convolutional decoder is chosen by comparing the bit error rates to a threshold that is biased in favor of the Fast Associated Control Channel (FACCH) message being present on the channel.
The selection process of the present invention requires reduced processing time by the processor thereby reducing the power requirements of the processor.
The selection process of the present invention requires reduced processing time by the processor thereby reducing the power requirements of the processor.
Description
_1_ DECODER SELECTION
F~eZd of the Inve~ion S The present invention relates generally to the field of communications and particularly to decoding convolutionally encoded data.
Backgrowad of the Invention As communication devices become more complex, they typically have larger power requirements. This, in part, is due to complex software requiring the processor to operate for long periods of time and/or at a higher clock rate. Bath conditions 1 5 causing the processor to draw more current. In a portable, battery powered device, this depletes the battery's power quicker.
The processor in a communication device such as a radiotelephone performs processes to generate the bit error 2 0 rate (BER) of user information and control signals transmitted from the base station. The Electronic Industries Association/
Telecommunications Industries Association (EIA/TIA) specification uses user information to denote the speech parameters generated by the vocoder. The BER can be used by the processor to mute audio, as a display indication, FACCH or 2 S ' user information determination, and channel quality estimation.
The control signals are transmitted over a control channel that is referred to in the art as a Fast Associated Control Channel (FACCH). This channel is a blank-and-burst 3 0 channel for signalling message exchange between the base station and the mobile station.
FACCH decoding is performed before user information decoding. This is due to the lack of robustness in the cyclic redundancy check (CRC) performed after user information 3 5 decoding to determine the validity of the user information;
FACCH data will be mistaken for user information, thus losing the FACCH message.
FACCH and speech convolutionally encoded data share the same location during transmission, therefore only one message type can be present at any one time. Because speech convolutionally encoded data is transmitted more frequently than FACCH convolutionally encoded data, the execution of the FACCH decoding algorithms before the user information decoding algorithms becomes wasteful of instruction cycles and thus current drain. It is unknown whether a FACCH
message or user information is going to be received.
Therefore, both must be checked using million instructions per second (MIPS) exhaustive algorithms.
As discussed above, the BER estimation process is an 1 5 important one that requires a large number of MIPS.
Reducing this requirement would reduce the current requirement of the processor in addition to freeing the processor to do other tasks. There is a resulting need for a process to estimate the BER of a signal using a minimum 2 0 amount of processor time.
S~umm~~ry of the Invention The present invention encompasses a process to be used in a receiver operable 2 5 to receive an encoded signal generated by one of a plurality of encoding processes, including a method for selecting one of a plurality of decoding processes to decode the encoded signal, the method comprising the steps of: generating a plurality of bit error rate estimates for the encoded signal, wherein the plurality of bit error rate 3 0 estimates correspond to the encoded signal being generated by the plurality of encoding processes; determining a bit error rate estimate of the plurality of bit error rate estimates having the most favorable value; and selecting the one of the plurality of decoding processes, corresponding to the one of the plurality of encoding 3 5 processes, for decoding the encoded signal responsive to the bit error rate estimate having the most favorable value, is provided.
,, -3- ~116'~ ~~
Brief' Description of the Drawings FIG. 1 shows a block diagram of the process of the present invention.
FIG. 2 shows a block diagram of a first rate-1/2 decoder.
FIG. 3 shows a block diagram of a second rate-1/2 decoder.
FIG. 4 shows a block diagram of a first rate-1/4 decoder.
FIG. 5 shows a block diagram of a second rate-1/4 decoder.
Detailed Des~iption of the PrP~fen~ed Embodiment A block diagram of the BER estimation process of the 1 5 present invention (100) is illustrated in FIG. 1. FIG. 1 additionally illustrates the system of which the BER
estimation process (100) is a part.
Referring to FIG. 1, the system is comprised of two paths: a user information path and a FACCH message path.
2 0 The user information that, in the preferred embodiment, are speech parameters determined and encoded by the speech coder (110) using a code excited linear predictive coding technique. In the preferred embodiment, this technique is referred to as vector-sum excited linear predictive (VSELP) 2 5 coding. A technical description of this technique, Vector Sum Excited Linear Prediction l3000 Bit Per Second Voice Coding Algorithm Including Error Control for Digital Cellular, is published by and available from Motorola Inc.
The baseband user information is then run through a 3 0 rate-1/2 convolutional encoder (102). This encoder is comprised of generator polynomials that add redundancy to the speech data for error correction purposes. The generator polynomials are as follows:
3 5 go(D)= 1+D+D3 +D5 gl (D) =1 + D2 + D3 + D4 + D5 21167~~
These equations are referenced in Interim Standard-54 (Rev.
A) from the Electronic Industries Association.
'D' represents the delay operator, the power of 'D' denoting the number of time units a bit is delayed with respect to the initial bit in the sequence. This notation is defined by Shu Lin and Daniel Costello in Error Control Coding:
Fundamentals and Applications, (1983), p. 330.
The outputs from the rate-1/2 convolutional encoder (102) 1 0 are input to a transmitter (103) for transmission over the channel. FACCH and user information cannot be sent simultaneously. The FACCH message replaces the user information whenever system considerations deem it appropriate. The signal is received by a receiver (104) and the convolutionally encoded user information is input to the BER
estimation process of the present invention (100).
The received convolutionally encoded user information is input to two separate and distinct rate-1/2 decoders (130 and 140) containing polynomials that are the inverses of the 2 0 generator polynomials used in the rate-1/2 convolutional encoding transfer function. The outputs of these decoders (130 and 140) will be an estimate of the original data before rate-1/2 convolutional encoding. By using two separate and distinct decoders representing the inverse of the original encoder, the 2 S decoder outputs, when errors are induced, will also be distinct. The polynomials used in the first rate-1/2 decoder (130) are:
ho(D) =1 + Dl + D4 3 0 hl (D) = D2 + D3 + D4 The first decoder (130) is illustrated in FIG. 2. This decoder (130) is comprised of two input paths that are XORed (201) to generate the output data. The first input path XORs 3 5 (202) one of the input signals with the same input signal delayed by one unit of delay (203). The output of this XOR
211fi'~~fi operation (202) is itself XORed (214) with this first input delayed by four units of delay (203 - 206). The second input path first XORs (211) the second input signal delay with two units of delay (207 and 208) with the same input signal delayed by three S units of delay (207 - 209). The output of this XOR operation (211) is then XORed (212) with the second input signal delayed by four units of delay (207 - 210).
The second rate-1/2 decoder (140) uses the following polynomials and is illustrated in FIG. 3:
ha(D)=Di +D2 +D3 +D5 hl (D) =1 + Dl + D2 + D4 + D5 Referring to FIG. 3, the decoder (140) is comprised of 1 S two input paths that are XORed (301) to generate the output data. The first input path XORs (312) the first input delayed by one delay unit (302) with the same input delayed by two delay units (302 and 303). The result of this XOR operation (312) is XORed (313) with the first input delayed by three delay units 2 0 (302 - 304). The result of this XOR operation (313) is then XORed (314) with the first input signal delayed by five delay units (302 - 306). The second input path XORs (315) the second input signal with the second input signal delayed by one delay unit (307). The result of this XOR operation (315) is XORed 2 5 (316) with the second input signal delayed by two delay units (307 and 308). The result of this operation (316) is then XORed (317) with the second input signal delayed by four delay units (307 - 310). This result is then XORed (318) with the second input signal delayed by five delay units (307 - 311).
3 0 The outputs of the rate-1/2 decoders (130 and 140) are XORed (170). This function can be accomplished by a hardware XOR gate or by a software process. This output of the XOR operation (170) produces a number of bits in error proportional to the BER of the channel.
3 5 A counter (141) keeps track of the number of errors found. The counter (141) is coupled to the output of the XOR
-6- ~ms~~s operation. This count function can also be a hardware counter or a software process. The output of the count operation is an estimate of the number of bits in error for the user information.
The estimated BER signal is input to a polynomial mapping process (160) that normalizes the estimated BER
signal to produce the actual BER of the channel. This process (160) uses a third order polynomial that was experimentally derived by curve fitting the output of the counter to the BER of 1 0 the channel. This process (160) is needed because for high BER, some errors will overlap and cancel each other out during the XOR operation (170).
The process followed over the FACCH data path is similar to the above described process for the user information 1 S path; the main difference being the use of a rate-1/4 convolutional encoder to generate the baseband FACCH data signal for transmission. FIG. 1 illustrates the FACCH portion of the BER estimation process of the present invention in conjunction with the surrounding system.
2 0 The generator polynomials for the rate-1/4 convolutional encoder (101) are:
go(D)=1+D+D3+D4+Ds gl(D)=1+D+D2+D4+Ds 25 g2(D)=1+D+D2+D3+D~
ga(D) =1 + D2 + D6 These equations are referenced in Interim Standard-54 (Rev.
A) from the Electronic Industries Association.
3 0 Referring to FIG. 1, the FACCH data, from the FACCH
message generator (120), are input to the rate-1/4 convolutional encoder (101). Redundancy is added in this step to aid in error correction. The convolutionally encoded data stream is transmitted (103) over the channel to be received by a receiver 3 S (104). The received convolutionally encoded FACCH data are 7 21=~'~~~
then input to the BER estimation process (100) of the present invention.
The FACCH data are input to two separate and distinct rate-1/4 decoders (107 and 108), each using an inverse of the original generator polynomial. The first rate-1/4 decoder (107), illustrated in greater detail in FIG. 4, uses the following polynomials:
ho (D) =1 1 0 h1 (D) = D2 h2(D) = 1 + D2 h3 (D) =1 Referring to FIG. 4, this decoder (107) XORs (403) one of 1 5 the inputs with the same input delayed by two delay units (407 and 408). The result of this operation (403) is XORed (402) with a second input delayed by two delay units (405 and 406). The result of this XOR operation (402) is XORed (404) with the XOR
(401) of the remaining two inputs to generate the output of the 2 0 decoder (107).
The second rate-1/4 decoder (108), illustrated in greater detail in FIG. 5) uses the following polynomials:
ho(D)=1+D
2 S hl (D) = 1 h2 (D) = D
h3(D) =1 Referring to FIG. 5, this decoder (108) XORs (501) one of 3 0 the inputs with the same input delayed by one delay unit (502).
The output of this XOR operation (501) is XORed (504) with a second input delayed by one delay unit (503). The result of this operation (504) is XORed (506) with the XOR (505) of the remaining two inputs to generate the output of the decoder 3 5 (108).
;r The outputs of the rate-1/4 decoders (107 and 108) are XORed (109). This function can be accomplished by a hardware XOR gate or by a software process. This output of the XOR operation (109) produces a number of bits in error S proportional to the BER of the channel.
A counter ( 111) keeps track of the number of errors found. The counter (111) is coupled to the output of the XOR
operation (109). This count function (111) can also be a hardware counter or a software process. The output of the 1 0 count operation (111) is the estimated BER for this channel.
The number of bits in error for the FACCH data is input to a polynomial mapping process (112) that normalizes the number of bits of error to produce the estimated BER of the channel. This process (112) uses a third order polynomial that 1 5 was derived by curve fitting the output of the counter to the BER of the channel. This mapping process (112) is needed because for high BER, some errors will overlap and cancel each other out during the XOR operation (109).
The outputs of the normalizing operations ( 160 and 112) 2 0 are input to a summing operation (190). The BER of the FACCH message is subtracted from the BER of the user information. This operation is performed in order to compute the difference so as to be compared to a threshold. The BER
difference is then compared to a threshold (191). In the 2 5 preferred embodiment, this threshold is -0.01. This threshold gives more priority to FACCH data being present than user information data being present.
If the difference is less than or equal to the threshold, the information received by the receiver is a rate-1/4 3 0 convolutionally encoded FACCH message. The rate-1/4 convolutionally encoded FACCH message is sent to a rate-1/4 Viterbi decoder (l93) where the original FACCH message is recovered. If the difference is greater than the threshold, the information received by the receiver is rate-1/2 convolutionally 3 S encoded user information. The rate-1/2 convolutionally encoded ~~l~r~ ~~
user information is sent to a rate-1/2 Viterbi decoder (192) where the original user information is recovered.
While the processes of the present invention, in the preferred embodiment, are implemented as software processes, they can also be implemented as hardware circuits in an alternate embodiment.
The BER estimation process is instrumental in making the proper decision between the two data streams. By choosing the signal with the lowest BER, the selection process of the 1 0 present invention uses less processor time than previous methods, thereby reducing the power requirements of the processor.
F~eZd of the Inve~ion S The present invention relates generally to the field of communications and particularly to decoding convolutionally encoded data.
Backgrowad of the Invention As communication devices become more complex, they typically have larger power requirements. This, in part, is due to complex software requiring the processor to operate for long periods of time and/or at a higher clock rate. Bath conditions 1 5 causing the processor to draw more current. In a portable, battery powered device, this depletes the battery's power quicker.
The processor in a communication device such as a radiotelephone performs processes to generate the bit error 2 0 rate (BER) of user information and control signals transmitted from the base station. The Electronic Industries Association/
Telecommunications Industries Association (EIA/TIA) specification uses user information to denote the speech parameters generated by the vocoder. The BER can be used by the processor to mute audio, as a display indication, FACCH or 2 S ' user information determination, and channel quality estimation.
The control signals are transmitted over a control channel that is referred to in the art as a Fast Associated Control Channel (FACCH). This channel is a blank-and-burst 3 0 channel for signalling message exchange between the base station and the mobile station.
FACCH decoding is performed before user information decoding. This is due to the lack of robustness in the cyclic redundancy check (CRC) performed after user information 3 5 decoding to determine the validity of the user information;
FACCH data will be mistaken for user information, thus losing the FACCH message.
FACCH and speech convolutionally encoded data share the same location during transmission, therefore only one message type can be present at any one time. Because speech convolutionally encoded data is transmitted more frequently than FACCH convolutionally encoded data, the execution of the FACCH decoding algorithms before the user information decoding algorithms becomes wasteful of instruction cycles and thus current drain. It is unknown whether a FACCH
message or user information is going to be received.
Therefore, both must be checked using million instructions per second (MIPS) exhaustive algorithms.
As discussed above, the BER estimation process is an 1 5 important one that requires a large number of MIPS.
Reducing this requirement would reduce the current requirement of the processor in addition to freeing the processor to do other tasks. There is a resulting need for a process to estimate the BER of a signal using a minimum 2 0 amount of processor time.
S~umm~~ry of the Invention The present invention encompasses a process to be used in a receiver operable 2 5 to receive an encoded signal generated by one of a plurality of encoding processes, including a method for selecting one of a plurality of decoding processes to decode the encoded signal, the method comprising the steps of: generating a plurality of bit error rate estimates for the encoded signal, wherein the plurality of bit error rate 3 0 estimates correspond to the encoded signal being generated by the plurality of encoding processes; determining a bit error rate estimate of the plurality of bit error rate estimates having the most favorable value; and selecting the one of the plurality of decoding processes, corresponding to the one of the plurality of encoding 3 5 processes, for decoding the encoded signal responsive to the bit error rate estimate having the most favorable value, is provided.
,, -3- ~116'~ ~~
Brief' Description of the Drawings FIG. 1 shows a block diagram of the process of the present invention.
FIG. 2 shows a block diagram of a first rate-1/2 decoder.
FIG. 3 shows a block diagram of a second rate-1/2 decoder.
FIG. 4 shows a block diagram of a first rate-1/4 decoder.
FIG. 5 shows a block diagram of a second rate-1/4 decoder.
Detailed Des~iption of the PrP~fen~ed Embodiment A block diagram of the BER estimation process of the 1 5 present invention (100) is illustrated in FIG. 1. FIG. 1 additionally illustrates the system of which the BER
estimation process (100) is a part.
Referring to FIG. 1, the system is comprised of two paths: a user information path and a FACCH message path.
2 0 The user information that, in the preferred embodiment, are speech parameters determined and encoded by the speech coder (110) using a code excited linear predictive coding technique. In the preferred embodiment, this technique is referred to as vector-sum excited linear predictive (VSELP) 2 5 coding. A technical description of this technique, Vector Sum Excited Linear Prediction l3000 Bit Per Second Voice Coding Algorithm Including Error Control for Digital Cellular, is published by and available from Motorola Inc.
The baseband user information is then run through a 3 0 rate-1/2 convolutional encoder (102). This encoder is comprised of generator polynomials that add redundancy to the speech data for error correction purposes. The generator polynomials are as follows:
3 5 go(D)= 1+D+D3 +D5 gl (D) =1 + D2 + D3 + D4 + D5 21167~~
These equations are referenced in Interim Standard-54 (Rev.
A) from the Electronic Industries Association.
'D' represents the delay operator, the power of 'D' denoting the number of time units a bit is delayed with respect to the initial bit in the sequence. This notation is defined by Shu Lin and Daniel Costello in Error Control Coding:
Fundamentals and Applications, (1983), p. 330.
The outputs from the rate-1/2 convolutional encoder (102) 1 0 are input to a transmitter (103) for transmission over the channel. FACCH and user information cannot be sent simultaneously. The FACCH message replaces the user information whenever system considerations deem it appropriate. The signal is received by a receiver (104) and the convolutionally encoded user information is input to the BER
estimation process of the present invention (100).
The received convolutionally encoded user information is input to two separate and distinct rate-1/2 decoders (130 and 140) containing polynomials that are the inverses of the 2 0 generator polynomials used in the rate-1/2 convolutional encoding transfer function. The outputs of these decoders (130 and 140) will be an estimate of the original data before rate-1/2 convolutional encoding. By using two separate and distinct decoders representing the inverse of the original encoder, the 2 S decoder outputs, when errors are induced, will also be distinct. The polynomials used in the first rate-1/2 decoder (130) are:
ho(D) =1 + Dl + D4 3 0 hl (D) = D2 + D3 + D4 The first decoder (130) is illustrated in FIG. 2. This decoder (130) is comprised of two input paths that are XORed (201) to generate the output data. The first input path XORs 3 5 (202) one of the input signals with the same input signal delayed by one unit of delay (203). The output of this XOR
211fi'~~fi operation (202) is itself XORed (214) with this first input delayed by four units of delay (203 - 206). The second input path first XORs (211) the second input signal delay with two units of delay (207 and 208) with the same input signal delayed by three S units of delay (207 - 209). The output of this XOR operation (211) is then XORed (212) with the second input signal delayed by four units of delay (207 - 210).
The second rate-1/2 decoder (140) uses the following polynomials and is illustrated in FIG. 3:
ha(D)=Di +D2 +D3 +D5 hl (D) =1 + Dl + D2 + D4 + D5 Referring to FIG. 3, the decoder (140) is comprised of 1 S two input paths that are XORed (301) to generate the output data. The first input path XORs (312) the first input delayed by one delay unit (302) with the same input delayed by two delay units (302 and 303). The result of this XOR operation (312) is XORed (313) with the first input delayed by three delay units 2 0 (302 - 304). The result of this XOR operation (313) is then XORed (314) with the first input signal delayed by five delay units (302 - 306). The second input path XORs (315) the second input signal with the second input signal delayed by one delay unit (307). The result of this XOR operation (315) is XORed 2 5 (316) with the second input signal delayed by two delay units (307 and 308). The result of this operation (316) is then XORed (317) with the second input signal delayed by four delay units (307 - 310). This result is then XORed (318) with the second input signal delayed by five delay units (307 - 311).
3 0 The outputs of the rate-1/2 decoders (130 and 140) are XORed (170). This function can be accomplished by a hardware XOR gate or by a software process. This output of the XOR operation (170) produces a number of bits in error proportional to the BER of the channel.
3 5 A counter (141) keeps track of the number of errors found. The counter (141) is coupled to the output of the XOR
-6- ~ms~~s operation. This count function can also be a hardware counter or a software process. The output of the count operation is an estimate of the number of bits in error for the user information.
The estimated BER signal is input to a polynomial mapping process (160) that normalizes the estimated BER
signal to produce the actual BER of the channel. This process (160) uses a third order polynomial that was experimentally derived by curve fitting the output of the counter to the BER of 1 0 the channel. This process (160) is needed because for high BER, some errors will overlap and cancel each other out during the XOR operation (170).
The process followed over the FACCH data path is similar to the above described process for the user information 1 S path; the main difference being the use of a rate-1/4 convolutional encoder to generate the baseband FACCH data signal for transmission. FIG. 1 illustrates the FACCH portion of the BER estimation process of the present invention in conjunction with the surrounding system.
2 0 The generator polynomials for the rate-1/4 convolutional encoder (101) are:
go(D)=1+D+D3+D4+Ds gl(D)=1+D+D2+D4+Ds 25 g2(D)=1+D+D2+D3+D~
ga(D) =1 + D2 + D6 These equations are referenced in Interim Standard-54 (Rev.
A) from the Electronic Industries Association.
3 0 Referring to FIG. 1, the FACCH data, from the FACCH
message generator (120), are input to the rate-1/4 convolutional encoder (101). Redundancy is added in this step to aid in error correction. The convolutionally encoded data stream is transmitted (103) over the channel to be received by a receiver 3 S (104). The received convolutionally encoded FACCH data are 7 21=~'~~~
then input to the BER estimation process (100) of the present invention.
The FACCH data are input to two separate and distinct rate-1/4 decoders (107 and 108), each using an inverse of the original generator polynomial. The first rate-1/4 decoder (107), illustrated in greater detail in FIG. 4, uses the following polynomials:
ho (D) =1 1 0 h1 (D) = D2 h2(D) = 1 + D2 h3 (D) =1 Referring to FIG. 4, this decoder (107) XORs (403) one of 1 5 the inputs with the same input delayed by two delay units (407 and 408). The result of this operation (403) is XORed (402) with a second input delayed by two delay units (405 and 406). The result of this XOR operation (402) is XORed (404) with the XOR
(401) of the remaining two inputs to generate the output of the 2 0 decoder (107).
The second rate-1/4 decoder (108), illustrated in greater detail in FIG. 5) uses the following polynomials:
ho(D)=1+D
2 S hl (D) = 1 h2 (D) = D
h3(D) =1 Referring to FIG. 5, this decoder (108) XORs (501) one of 3 0 the inputs with the same input delayed by one delay unit (502).
The output of this XOR operation (501) is XORed (504) with a second input delayed by one delay unit (503). The result of this operation (504) is XORed (506) with the XOR (505) of the remaining two inputs to generate the output of the decoder 3 5 (108).
;r The outputs of the rate-1/4 decoders (107 and 108) are XORed (109). This function can be accomplished by a hardware XOR gate or by a software process. This output of the XOR operation (109) produces a number of bits in error S proportional to the BER of the channel.
A counter ( 111) keeps track of the number of errors found. The counter (111) is coupled to the output of the XOR
operation (109). This count function (111) can also be a hardware counter or a software process. The output of the 1 0 count operation (111) is the estimated BER for this channel.
The number of bits in error for the FACCH data is input to a polynomial mapping process (112) that normalizes the number of bits of error to produce the estimated BER of the channel. This process (112) uses a third order polynomial that 1 5 was derived by curve fitting the output of the counter to the BER of the channel. This mapping process (112) is needed because for high BER, some errors will overlap and cancel each other out during the XOR operation (109).
The outputs of the normalizing operations ( 160 and 112) 2 0 are input to a summing operation (190). The BER of the FACCH message is subtracted from the BER of the user information. This operation is performed in order to compute the difference so as to be compared to a threshold. The BER
difference is then compared to a threshold (191). In the 2 5 preferred embodiment, this threshold is -0.01. This threshold gives more priority to FACCH data being present than user information data being present.
If the difference is less than or equal to the threshold, the information received by the receiver is a rate-1/4 3 0 convolutionally encoded FACCH message. The rate-1/4 convolutionally encoded FACCH message is sent to a rate-1/4 Viterbi decoder (l93) where the original FACCH message is recovered. If the difference is greater than the threshold, the information received by the receiver is rate-1/2 convolutionally 3 S encoded user information. The rate-1/2 convolutionally encoded ~~l~r~ ~~
user information is sent to a rate-1/2 Viterbi decoder (192) where the original user information is recovered.
While the processes of the present invention, in the preferred embodiment, are implemented as software processes, they can also be implemented as hardware circuits in an alternate embodiment.
The BER estimation process is instrumental in making the proper decision between the two data streams. By choosing the signal with the lowest BER, the selection process of the 1 0 present invention uses less processor time than previous methods, thereby reducing the power requirements of the processor.
Claims (19)
1. In a receiver operable to receive an encoded signal generated by one of a plurality of encoding processes, a method for selecting one of a plurality of decoding processes to decode the encoded signal, the method comprising the steps of:
generating a plurality of bit error rate estimates for the encoded signal, wherein the plurality of bit error rate estimates correspond to the encoded signal being generated by the plurality of encoding processes;
determining a bit error rate estimate of the plurality of bit error rate estimates having the most favorable value; and selecting the one of the plurality of decoding processes, corresponding to the one of the plurality of encoding processes, for decoding the encoded signal responsive to the bit error rate estimate having the most favorable value.
generating a plurality of bit error rate estimates for the encoded signal, wherein the plurality of bit error rate estimates correspond to the encoded signal being generated by the plurality of encoding processes;
determining a bit error rate estimate of the plurality of bit error rate estimates having the most favorable value; and selecting the one of the plurality of decoding processes, corresponding to the one of the plurality of encoding processes, for decoding the encoded signal responsive to the bit error rate estimate having the most favorable value.
2. A method for selecting one of a plurality of decoding processes according to claim 1 wherein the plurality of encoding processes further comprises a rate-convolutional encoding process and a rate-1/2 convolutional encoding process.
3. A method for selecting one of a plurality of decoding processes according to claim 1 wherein the plurality of decoding processes further comprises a rate-convolutional decoding process and a rate-1/2 convolutional decoding process.
4. A method for selecting one of a plurality of decoding processes according to claim 1 wherein the step of selecting further comprises the step of favoring at least one of the plurality of decoding processes.
5. In a receiver operable to receive an encoded signal generated by one of a plurality of encoding processes, a method for selecting one of a plurality of decoding processes to decode the encoded signal, the method comprising the steps of generating a first bit error rate estimate for the encoded signal, wherein the first bit error rate estimate corresponds to the encoded signal being generated by a first encoding process of the plurality of encoding processes;
generating a second bit error rate estimate for the encoded signal, wherein the second bit error rate estimate corresponds to the encoded signal being generated by a second encoding process of the plurality of encoding processes;
determining which of the first bit error rate estimate and the second bit error rate estimate has the most favorable value; and selecting between a first decoding process of the plurality of decoding processes, corresponding to the first encoding process, responsive to determining that the first bit error rate estimate has the most favorable value, and a second decoding process of the plurality of decoding processes, corresponding to the second encoding process, responsive to determining that the second bit error rate estimate has the most favorable value.
generating a second bit error rate estimate for the encoded signal, wherein the second bit error rate estimate corresponds to the encoded signal being generated by a second encoding process of the plurality of encoding processes;
determining which of the first bit error rate estimate and the second bit error rate estimate has the most favorable value; and selecting between a first decoding process of the plurality of decoding processes, corresponding to the first encoding process, responsive to determining that the first bit error rate estimate has the most favorable value, and a second decoding process of the plurality of decoding processes, corresponding to the second encoding process, responsive to determining that the second bit error rate estimate has the most favorable value.
6. In a radio frequency receiver operable to receive a convolutionally encoded signal generated by one of a plurality of convolutional encoding processes, a method for selecting one of a plurality of convolutional decoding processes to decode the convolutionally encoded signal, the method comprising the steps of:
generating a first bit error rate estimate for the convolutionally encoded signal, wherein the first bit error rate estimate corresponds to the convolutionally encoded signal being generated by a rate-1 /2 convolutional encoding process of the plurality of convolutional encoding processes;
generating a second bit error rate estimate for the convolutionally encoded signal, wherein the second bit error rate estimate corresponds to the convolutionally encoded signal being generated by a rate-1/4 convolutional encoding process of the plurality of convolutional encoding processes;
determining which of the first bit error rate estimate and the second bit error rate estimate has the most favorable value; and selecting between a rate-1 /2 convolutional decoding process of the plurality of convolutional decoding processes, corresponding to the rate-1/2 convolutional encoding process, responsive to determining that the first bit error rate estimate has the most favorable value, and a rate-1/4 convolutional decoding process of the plurality of convolutional decoding processes, corresponding to the rate-1/4 convolutional encoding process, responsive to determining that the second bit error rate estimate has the most favorable value.
generating a first bit error rate estimate for the convolutionally encoded signal, wherein the first bit error rate estimate corresponds to the convolutionally encoded signal being generated by a rate-1 /2 convolutional encoding process of the plurality of convolutional encoding processes;
generating a second bit error rate estimate for the convolutionally encoded signal, wherein the second bit error rate estimate corresponds to the convolutionally encoded signal being generated by a rate-1/4 convolutional encoding process of the plurality of convolutional encoding processes;
determining which of the first bit error rate estimate and the second bit error rate estimate has the most favorable value; and selecting between a rate-1 /2 convolutional decoding process of the plurality of convolutional decoding processes, corresponding to the rate-1/2 convolutional encoding process, responsive to determining that the first bit error rate estimate has the most favorable value, and a rate-1/4 convolutional decoding process of the plurality of convolutional decoding processes, corresponding to the rate-1/4 convolutional encoding process, responsive to determining that the second bit error rate estimate has the most favorable value.
7. A method for selecting one of a plurality of decoding processes according to claim 6 wherein the step of selecting further comprises the step of favoring one of the rate-1/2 convolutional decoding process and the rate-1/4 convolutional decoding process.
8. In a receiver operable to receive an encoded signal generated by one of a plurality of encoding processes, an apparatus for selecting one of a plurality of decoding processes to decode the encoded signal, the apparatus comprising:
a bit error rate estimator for generating a plurality of bit error rate estimates for the encoded signal, wherein the plurality of bit error rate estimates correspond to the encoded signal being generated by the plurality of encoding processes;
a bit error rate estimate quality determiner for determining a bit error rate estimate of the plurality of bit error rate estimates having the most favorable value;
and a decoding process selector for selecting the one of the plurality of decoding processes, corresponding to the one of the plurality of encoding processes, for decoding the encoded signal responsive to the bit error rate estimate having the most favorable value.
a bit error rate estimator for generating a plurality of bit error rate estimates for the encoded signal, wherein the plurality of bit error rate estimates correspond to the encoded signal being generated by the plurality of encoding processes;
a bit error rate estimate quality determiner for determining a bit error rate estimate of the plurality of bit error rate estimates having the most favorable value;
and a decoding process selector for selecting the one of the plurality of decoding processes, corresponding to the one of the plurality of encoding processes, for decoding the encoded signal responsive to the bit error rate estimate having the most favorable value.
9. An apparatus for selecting one of a plurality of decoding processes according to claim 8 wherein the plurality of encoding processes further comprises a rate-1/4 convolutional encoding process and a rate-1/2 convolutional encoding process.
10. An apparatus for selecting one of a plurality of decoding processes according to claim 8 wherein the plurality of decoding processes further comprises a rate-1/4 convolutional decoding process and a rate-1/2 convolutional decoding process.
11. An apparatus for selecting one of a plurality of decoding processes according to claim 8 wherein the step of selecting further comprises the step of favoring at least one of the plurality of decoding processes.
12. In a receiver operable to receive an encoded signal generated by one of a plurality of encoding processes, an apparatus for selecting one of a plurality of decoding processes to decode the encoded signal, the apparatus comprising:
a first bit error rate estimator for generating a first bit error rate estimate for the encoded signal, wherein the first bit error rate estimate corresponds to the encoded signal being generated by a first encoding process of the plurality of encoding processes;
a second bit error rate estimator for generating a second bit error rate estimate for the encoded signal, wherein the second bit error rate estimate corresponds to the encoded signal being generated by a second encoding process of the plurality of encoding processes;
a bit error rate estimate quality determiner for determining which of the first bit error rate estimate and the second bit error rate estimate has the most favorable value; and a decoding process selector for selecting between a first decoding process of the plurality of decoding processes, corresponding to the first encoding process, responsive to determining that the first bit error rate estimate has the most favorable value, and a second decoding process of the plurality of decoding processes, corresponding to the second encoding process, responsive to determining that the second bit error rate estimate has the most favorable value.
a first bit error rate estimator for generating a first bit error rate estimate for the encoded signal, wherein the first bit error rate estimate corresponds to the encoded signal being generated by a first encoding process of the plurality of encoding processes;
a second bit error rate estimator for generating a second bit error rate estimate for the encoded signal, wherein the second bit error rate estimate corresponds to the encoded signal being generated by a second encoding process of the plurality of encoding processes;
a bit error rate estimate quality determiner for determining which of the first bit error rate estimate and the second bit error rate estimate has the most favorable value; and a decoding process selector for selecting between a first decoding process of the plurality of decoding processes, corresponding to the first encoding process, responsive to determining that the first bit error rate estimate has the most favorable value, and a second decoding process of the plurality of decoding processes, corresponding to the second encoding process, responsive to determining that the second bit error rate estimate has the most favorable value.
13. An apparatus for selecting one of a plurality of decoding processes according to claim 12 wherein the first and second encoding processes further comprises a rate-1/4 convolutional encoding process and a rate-1/2 convolutional encoding process, respectively.
14. An apparatus for selecting one of a plurality of decoding processes according to claim 12 wherein the first and second decoding processes further comprises a rate-1/4 convolutional decoding process and a rate-1/2 convolutional decoding process, respectively.
15. An apparatus for selecting one of a plurality of decoding processes according to claim 12 wherein the step of selecting further comprises the step of favoring one of the first and second decoding processes.
16. In a radio frequency receiver operable to receive a convolutionally encoded signal generated by one of a plurality of convolutional encoding processes, an apparatus for selecting one of a plurality of convolutional decoding processes to decode the convolutionally encoded signal, the apparatus comprising:
a first bit error rate estimator for generating a first bit error rate estimate for the convolutionally encoded signal, wherein the first bit error rate estimate corresponds to the convolutionally encoded signal being generated by a rate-1/2 convolutional encoding process of the plurality of convolutional encoding processes;
a second bit error rate estimator for generating a second bit error rate estimate for the convolutionally encoded signal, wherein the second bit error rate estimate corresponds to the convolutionally encoded signal being generated by a rate-convolutional encoding process of the plurality of convolutional encoding processes;
a bit error rate estimate quality determiner determining which of the first bit error rate estimate and the second bit error rate estimate has the most favorable value;
and a decoding process selector for selecting between a rate-1/2 convolutional decoding process of the plurality of convolutional decoding processes, corresponding to the rate-1/2 convolutional encoding process, responsive to determining that the first bit error rate estimate has the most favorable value, and a rate-1/4 convolutional decoding process of the plurality of convolutional decoding processes, corresponding to the rate-1/4 convolutional encoding process, responsive to determining that the second bit error rate estimate has the most favorable value.
a first bit error rate estimator for generating a first bit error rate estimate for the convolutionally encoded signal, wherein the first bit error rate estimate corresponds to the convolutionally encoded signal being generated by a rate-1/2 convolutional encoding process of the plurality of convolutional encoding processes;
a second bit error rate estimator for generating a second bit error rate estimate for the convolutionally encoded signal, wherein the second bit error rate estimate corresponds to the convolutionally encoded signal being generated by a rate-convolutional encoding process of the plurality of convolutional encoding processes;
a bit error rate estimate quality determiner determining which of the first bit error rate estimate and the second bit error rate estimate has the most favorable value;
and a decoding process selector for selecting between a rate-1/2 convolutional decoding process of the plurality of convolutional decoding processes, corresponding to the rate-1/2 convolutional encoding process, responsive to determining that the first bit error rate estimate has the most favorable value, and a rate-1/4 convolutional decoding process of the plurality of convolutional decoding processes, corresponding to the rate-1/4 convolutional encoding process, responsive to determining that the second bit error rate estimate has the most favorable value.
17. An apparatus for selecting one of a plurality of decoding processes according to claim 16 wherein the step of selecting further comprises the step of favoring one of the rate-1/2 convolutional decoding process and the rate-1/4 convolutional decoding process.
18. A communication system comprising:
a transmitter operable to transmit an encoded signal generated by one of a plurality of encoding processes;
a receiver comprising:
a receiver operable to receive the encoded signal;
a bit error rate estimator for generating a plurality of bit error rate estimates for the encoded signal, wherein the plurality of bit error rate estimates correspond to the encoded signal being generated by the plurality of encoding processes;
a bit error rate estimate quality determiner for determining a bit error rate estimate of the plurality of bit error rate estimates having the most favorable value;
and a decoding process selector for selecting the one of the plurality of decoding processes, corresponding to the one of the plurality of encoding processes, for decoding the encoded signal responsive to the bit error rate estimate having the most favorable value.
a transmitter operable to transmit an encoded signal generated by one of a plurality of encoding processes;
a receiver comprising:
a receiver operable to receive the encoded signal;
a bit error rate estimator for generating a plurality of bit error rate estimates for the encoded signal, wherein the plurality of bit error rate estimates correspond to the encoded signal being generated by the plurality of encoding processes;
a bit error rate estimate quality determiner for determining a bit error rate estimate of the plurality of bit error rate estimates having the most favorable value;
and a decoding process selector for selecting the one of the plurality of decoding processes, corresponding to the one of the plurality of encoding processes, for decoding the encoded signal responsive to the bit error rate estimate having the most favorable value.
19. A method of operating a communication system including a transmitter and a receiver, the method comprising the steps of in the transmitter, transmitting an encoded signal generated by one of a plurality of encoding processes;
in the receiver:
receiving the encoded signal;
generating a plurality of bit error rate estimates for the encoded signal, wherein the plurality of bit error rate estimates correspond to the encoded signal being generated by the plurality of encoding processes;
determining a bit error rate estimate of the plurality of bit error rate estimates having the most favorable value; and selecting the one of the plurality of decoding processes, corresponding to the one of the plurality of encoding processes, for decoding the encoded signal responsive to the bit error rate estimate having the most favorable value.
in the receiver:
receiving the encoded signal;
generating a plurality of bit error rate estimates for the encoded signal, wherein the plurality of bit error rate estimates correspond to the encoded signal being generated by the plurality of encoding processes;
determining a bit error rate estimate of the plurality of bit error rate estimates having the most favorable value; and selecting the one of the plurality of decoding processes, corresponding to the one of the plurality of encoding processes, for decoding the encoded signal responsive to the bit error rate estimate having the most favorable value.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US2683593A | 1993-03-05 | 1993-03-05 | |
| US026,835 | 1993-03-05 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2116736A1 CA2116736A1 (en) | 1994-09-06 |
| CA2116736C true CA2116736C (en) | 1999-08-10 |
Family
ID=21834059
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002116736A Expired - Lifetime CA2116736C (en) | 1993-03-05 | 1994-03-01 | Decoder selection |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US5453997A (en) |
| CA (1) | CA2116736C (en) |
Families Citing this family (35)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5912907A (en) * | 1993-11-22 | 1999-06-15 | Thomson Consumer Electronics, Inc. | Satellite receiver code rate switching apparatus |
| JP3360922B2 (en) * | 1994-04-11 | 2003-01-07 | 株式会社日立製作所 | Moving image communication system, image restoration device thereof, and image restoration method thereof |
| US5774496A (en) * | 1994-04-26 | 1998-06-30 | Qualcomm Incorporated | Method and apparatus for determining data rate of transmitted variable rate data in a communications receiver |
| JP3628359B2 (en) * | 1994-10-19 | 2005-03-09 | 株式会社日立製作所 | Data transfer method, data transmission device, data reception device, and video mail system |
| US20010002851A1 (en) * | 1995-04-14 | 2001-06-07 | Takao Shimada | Multimedia data processing system in network |
| US5742646A (en) * | 1995-05-05 | 1998-04-21 | Harris Corporation | Method of selecting and switching signal paths in a digital communication system |
| US5808573A (en) * | 1996-08-01 | 1998-09-15 | Nec Electronics Incorporated | Methods and structure for sampled-data timing recovery with reduced complexity and latency |
| US5949820A (en) * | 1996-08-01 | 1999-09-07 | Nec Electronics Inc. | Method for optimizing an equalization and receive filter |
| US5848106A (en) * | 1996-12-16 | 1998-12-08 | Ericsson, Inc. | Receiver decoder circuitry, and associated method, for decoding an encoded signal |
| US5881093A (en) * | 1997-02-10 | 1999-03-09 | Motorola, Inc. | Method of interleaving a convolutionally coded signal in a spread spectrum communication system |
| US5914989A (en) * | 1997-02-19 | 1999-06-22 | Nec Electronics, Inc. | PRML system with reduced complexity maximum likelihood detector |
| US5892464A (en) * | 1997-03-19 | 1999-04-06 | Ericsson Inc. | Message encoding technique for communication systems |
| US5828672A (en) * | 1997-04-30 | 1998-10-27 | Telefonaktiebolaget Lm Ericsson (Publ) | Estimation of radio channel bit error rate in a digital radio telecommunication network |
| KR100463038B1 (en) * | 1997-09-30 | 2005-04-06 | 삼성전자주식회사 | Decoder chip identification method |
| US6400966B1 (en) * | 1997-10-07 | 2002-06-04 | Telefonaktie Bolaget Lm Ericsson (Publ) | Base station architecture for a mobile communications system |
| US6282685B1 (en) | 1997-11-20 | 2001-08-28 | Ericsson Inc. | Methods and apparatus for signaling using parity status |
| FI104769B (en) * | 1997-12-01 | 2000-03-31 | Nokia Networks Oy | Method and apparatus for identifying a logical channel |
| US6009553A (en) * | 1997-12-15 | 1999-12-28 | The Whitaker Corporation | Adaptive error correction for a communications link |
| US6112325A (en) * | 1998-01-23 | 2000-08-29 | Dspc Technologies, Ltd. | Method and device for detecting rate |
| US6457156B1 (en) * | 1998-01-29 | 2002-09-24 | Adaptec, Inc. | Error correction method |
| US6411663B1 (en) * | 1998-04-22 | 2002-06-25 | Oki Electric Industry Co., Ltd. | Convolutional coder and viterbi decoder |
| KR100444980B1 (en) * | 1998-08-31 | 2004-10-14 | 삼성전자주식회사 | Method and apparatus for determining data rate of transmitted variable rate data |
| US6260168B1 (en) * | 1998-09-23 | 2001-07-10 | Glenayre Electronics, Inc. | Paging system having optional forward error correcting code transmission at the data link layer |
| US7042963B1 (en) * | 1998-12-11 | 2006-05-09 | Ericsson Inc. | Methods and apparatus for decoding variably-coded signals based on prior communication |
| US6553065B1 (en) * | 1999-02-04 | 2003-04-22 | Nokia Corporation | Mobile station employing CRC verification using decoding reliability and methods therefor |
| US6308054B2 (en) | 1999-03-02 | 2001-10-23 | Hitachi, Ltd. | Diversity wireless communication method and its wireless communication apparatus |
| FI111505B (en) * | 1999-05-31 | 2003-07-31 | Nokia Corp | A method for transmitting control information in a communication system, a communication system, a wireless terminal, and a base station system |
| FR2794584B1 (en) | 1999-06-02 | 2001-09-14 | France Telecom | METHOD FOR BLIND DETECTION OF THE DIGITAL DATA CODING MODE |
| FI116992B (en) * | 1999-07-05 | 2006-04-28 | Nokia Corp | Methods, systems, and devices for enhancing audio coding and transmission |
| JP3699863B2 (en) * | 1999-07-12 | 2005-09-28 | 株式会社日立コミュニケーションテクノロジー | Error correction code apparatus, error correction code decoding apparatus, and transmission apparatus |
| US6848065B1 (en) * | 2000-06-21 | 2005-01-25 | Telefonaktiebolaget Lm Ericsson (Publ) | Bit error rate estimation |
| US7020185B1 (en) | 2000-11-28 | 2006-03-28 | Lucent Technologies Inc. | Method and apparatus for determining channel conditions in a communication system |
| US7046719B2 (en) * | 2001-03-08 | 2006-05-16 | Motorola, Inc. | Soft handoff between cellular systems employing different encoding rates |
| US7613985B2 (en) * | 2003-10-24 | 2009-11-03 | Ikanos Communications, Inc. | Hierarchical trellis coded modulation |
| US10116336B2 (en) * | 2014-06-13 | 2018-10-30 | Sandisk Technologies Llc | Error correcting code adjustment for a data storage device |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3078443A (en) * | 1959-01-22 | 1963-02-19 | Alan C Rose | Compound error correction system |
| CA1235189A (en) * | 1985-01-14 | 1988-04-12 | Haruhiko Akiyama | Error correction encoding system |
| US5051999A (en) * | 1989-03-13 | 1991-09-24 | Motorola, Inc. | Programmable error correcting apparatus within a paging receiver |
| US5157672A (en) * | 1989-03-15 | 1992-10-20 | Nec Corporation | Interference detection apparatus for use in digital mobile communications system |
| SE465797B (en) * | 1990-03-07 | 1991-10-28 | Ericsson Telefon Ab L M | PROCEDURE TO TRANSFER SYNCHRONIZATION INFORMATION FOR CRYPED TRANSFER IN A MOBILE RADIO SYSTEM |
| US5182753A (en) * | 1990-03-20 | 1993-01-26 | Telefonaktiebolaget L M Ericsson | Method of transmitting signaling messages in a mobile radio communication system |
| JPH0481054A (en) * | 1990-06-01 | 1992-03-13 | Nec Corp | Data transmission system |
| JP3282180B2 (en) * | 1990-08-28 | 2002-05-13 | ソニー株式会社 | Magnetic recording / reproducing device |
| US5287556A (en) * | 1990-09-28 | 1994-02-15 | Motorola, Inc. | Interference reduction using an adaptive receiver filter, signal strength, and BER sensing |
| US5140627A (en) * | 1990-10-09 | 1992-08-18 | Telefonaktiebolaget L M Ericsson | Handoff procedure that minimizes disturbances to dtmf signalling in a cellular radio system |
| US5214675A (en) * | 1991-07-02 | 1993-05-25 | Motorola, Inc. | System and method for calculating channel gain and noise variance of a communication channel |
| US5335356A (en) * | 1991-09-05 | 1994-08-02 | Telefonaktiebolaget L M Ericsson | Adaptive resource allocation in a mobile telephone system |
| US5392300A (en) * | 1992-11-10 | 1995-02-21 | Motorola, Inc. | Dual mode radio communication unit |
| JP2845705B2 (en) * | 1993-01-14 | 1999-01-13 | 日本電気株式会社 | Multi-level coded modulation communication device |
| US5402447A (en) * | 1993-03-05 | 1995-03-28 | Motorola, Inc. | Speech decoding in a zero BER environment |
-
1994
- 1994-03-01 CA CA002116736A patent/CA2116736C/en not_active Expired - Lifetime
-
1995
- 1995-02-09 US US08/386,248 patent/US5453997A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| US5453997A (en) | 1995-09-26 |
| CA2116736A1 (en) | 1994-09-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2116736C (en) | Decoder selection | |
| AU683479B2 (en) | Method and apparatus for determining the data rate of a received signal | |
| US5774496A (en) | Method and apparatus for determining data rate of transmitted variable rate data in a communications receiver | |
| US5566206A (en) | Method and apparatus for determining data rate of transmitted variable rate data in a communications receiver | |
| US6567475B1 (en) | Method and system for the transmission, reception and processing of 4-level and 8-level signaling symbols | |
| JP4199281B2 (en) | Soft error correction in TDMA wireless systems | |
| KR100429506B1 (en) | apparatus and method for coding/decoding channel data in communication system | |
| US6813323B2 (en) | Decoding method and communication terminal apparatus | |
| JP3349778B2 (en) | Rate determination method and device in variable rate communication | |
| FI96650B (en) | Procedure and facility for sound transmission in a telecommunication system | |
| US5398254A (en) | Error correction encoding/decoding method and apparatus therefor | |
| US20100008330A1 (en) | Method and System for Decoding Control Channels Using Partial Combining with Weighted SNR | |
| JPH05259960A (en) | Detecting method for multichannel channel recognition value of mobile body radio system | |
| US6810078B2 (en) | Blind rate determination | |
| US5406562A (en) | Bit error rate estimation | |
| US5402447A (en) | Speech decoding in a zero BER environment | |
| EP1506634B1 (en) | Blind transport format detection for transmission link | |
| US7046747B2 (en) | Viterbi decoder and decoding method using rescaled branch metrics in add-compare-select operations | |
| JP2003529999A (en) | Initialization of state distance for decoder in slotted mode | |
| JP2001358620A (en) | Receiver and transmitter and base station using the same, and communication terminal equipment | |
| EP1192722A2 (en) | Method and system for reducing power consumption in communication devices | |
| JP2002501328A (en) | Method and apparatus for coding, decoding and transmitting information using source control channel decoding | |
| US20070140210A1 (en) | Method and system for decoding control channels using repetition redundancy based on weighted bits | |
| JPH11112361A (en) | Data decoding device and its method | |
| JP2726157B2 (en) | Bit error counting device and method, and signal identification device and method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKEX | Expiry |
Effective date: 20140303 |