CA2065991A1 - Personal computer data transfer control - Google Patents
Personal computer data transfer controlInfo
- Publication number
- CA2065991A1 CA2065991A1 CA2065991A CA2065991A CA2065991A1 CA 2065991 A1 CA2065991 A1 CA 2065991A1 CA 2065991 A CA2065991 A CA 2065991A CA 2065991 A CA2065991 A CA 2065991A CA 2065991 A1 CA2065991 A1 CA 2065991A1
- Authority
- CA
- Canada
- Prior art keywords
- data
- counter
- local processor
- blocks
- processor bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
Abstract
This invention relates to personal computers, and more particularly to a personal computer using a small computer systems interface (SCSI) controller coupled directly to the local processor bus for controlling data transfer with storage memory devices such as fixed or removable media electromagnetic storage devices. The personal computer has a high speed local processor data bus and a storage controller coupled directly to said local processor bus for regulating communications between a processor and storage memory devices. The storage controller has at least one counter for tracking at least one of address and count data for blocks of data being transferred and capable of signalling through the local processor bus the state of the counter, and a bi-stable device interposed between the counter and the local processor bus for enabling delivery to the local processor bus of data representing an initial state of the counter at the beginning of a transfer of blocks of data and for continuing delivery of initial state data throughout a transfer of blocks of data. The counter and bi-stable device cooperate for permitting one of incrementing and decrementing of the counter during transfer of blocks of data while avoiding changes in counter state data delivered to the local processor bus during transfer of blocks of data.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US712,237 | 1991-06-07 | ||
US07/712,237 US5287476A (en) | 1991-06-07 | 1991-06-07 | Personal computer system with storage controller controlling data transfer |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2065991A1 true CA2065991A1 (en) | 1992-12-08 |
CA2065991C CA2065991C (en) | 1996-01-02 |
Family
ID=24861301
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002065991A Expired - Fee Related CA2065991C (en) | 1991-06-07 | 1992-04-14 | Personal computer data transfer control |
Country Status (4)
Country | Link |
---|---|
US (1) | US5287476A (en) |
EP (1) | EP0517508A1 (en) |
JP (1) | JP2538739B2 (en) |
CA (1) | CA2065991C (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA2065989C (en) * | 1991-06-07 | 1998-03-31 | Don Steven Keener | Personal computer data flow control |
US5371861A (en) * | 1992-09-15 | 1994-12-06 | International Business Machines Corp. | Personal computer with small computer system interface (SCSI) data flow storage controller capable of storing and processing multiple command descriptions ("threads") |
US5581790A (en) * | 1994-06-07 | 1996-12-03 | Unisys Corporation | Data feeder control system for performing data integrity check while transferring predetermined number of blocks with variable bytes through a selected one of many channels |
EP0752664A3 (en) * | 1995-07-07 | 2006-04-05 | Sun Microsystems, Inc. | Method and apparatus for reporting data transfer between hardware and software |
US5734848A (en) * | 1995-07-24 | 1998-03-31 | Symbios Logic Inc. | Method and appartus for transferring data in a controller having centralized memory |
US5729705A (en) * | 1995-07-24 | 1998-03-17 | Symbios Logic Inc. | Method and apparatus for enhancing throughput of disk array data transfers in a controller |
US6496878B1 (en) | 1999-11-03 | 2002-12-17 | International Business Machines Corporation | Transfer progress alert module |
US6654832B1 (en) | 2000-01-18 | 2003-11-25 | Micron Technology, Inc. | Method of initializing a processor and computer system |
US6591318B1 (en) * | 2000-01-24 | 2003-07-08 | Micron Technology, Inc. | Computer system having reduced number of bus bridge terminals |
US9201790B2 (en) * | 2007-10-09 | 2015-12-01 | Seagate Technology Llc | System and method of matching data rates |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT1121031B (en) * | 1979-09-19 | 1986-03-26 | Olivetti & Co Spa | MULTIPROCESSOR DATA PROCESSING SYSTEM |
DE3043723A1 (en) * | 1980-11-20 | 1982-06-24 | Pfister Gmbh, 8900 Augsburg | METHOD AND DEVICE FOR CHECKING THE FUNCTIONS OF A DISPLAY SYSTEM |
US4597061B1 (en) * | 1983-01-03 | 1998-06-09 | Texas Instruments Inc | Memory system using pipleline circuitry for improved system |
IT1193650B (en) * | 1983-01-31 | 1988-07-21 | Honeywell Inf Systems | INCREASED RELIABILITY INTERRUPTION APPARATUS |
GB8432458D0 (en) * | 1984-12-21 | 1985-02-06 | Plessey Co Plc | Integrated circuits |
JPH01237864A (en) * | 1988-03-18 | 1989-09-22 | Fujitsu Ltd | Dma transfer controller |
US5187783A (en) * | 1989-03-15 | 1993-02-16 | Micral, Inc. | Controller for direct memory access |
-
1991
- 1991-06-07 US US07/712,237 patent/US5287476A/en not_active Expired - Fee Related
-
1992
- 1992-04-14 CA CA002065991A patent/CA2065991C/en not_active Expired - Fee Related
- 1992-04-24 JP JP4106713A patent/JP2538739B2/en not_active Expired - Lifetime
- 1992-06-03 EP EP92305094A patent/EP0517508A1/en not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
JP2538739B2 (en) | 1996-10-02 |
JPH05173945A (en) | 1993-07-13 |
EP0517508A1 (en) | 1992-12-09 |
US5287476A (en) | 1994-02-15 |
CA2065991C (en) | 1996-01-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2099025A1 (en) | Personal Computer with Programmable Threshold FIFO Registers for Data Transfer | |
EP0729106B1 (en) | Data buffer | |
ES487173A1 (en) | Input/output controller for a data processing system. | |
CA2087162A1 (en) | High-speed, high-capacity, fault-tolerant, error-correcting storage system for binary computers | |
CA2065991A1 (en) | Personal computer data transfer control | |
EP0374074A3 (en) | Computer system having efficient data transfer operations | |
TW343305B (en) | Cache control system | |
CA1272807C (en) | Peripheral bus | |
CA2046709A1 (en) | Managing high speed slow access channel to slow speed cyclic system data transfers | |
EP0602808A2 (en) | Cache systems | |
CA2067602A1 (en) | Personal computer with anticipatory memory control signalling | |
WO2001024015A3 (en) | Asynchronous centralized multi-channel dma controller | |
EP0814401A3 (en) | Computer having a feature bus with buffers for external devices | |
EP0139254A3 (en) | Apparatus and method for direct memory to peripheral and peripheral to memory data transfer | |
EP0255593B1 (en) | Data package communication systems | |
CA2065989A1 (en) | Personal computer data flow control | |
US5809333A (en) | System for implementing peripheral device bus mastering in desktop PC via hardware state machine for programming DMA controller, generating command signals and receiving completion status | |
CA2064162A1 (en) | Personal computer with local bus arbitration | |
KR880009306A (en) | Direct memory access control unit | |
US5774743A (en) | System for implementing peripheral device bus mastering in mobile computer via micro-controller for programming DMA controller, generating and sending command signals, and receiving completion status | |
CA2066001A1 (en) | Personal computer memory write control | |
EP0344999A3 (en) | Data transmission system | |
EP0336756A3 (en) | Direct memory access controller | |
JPS576480A (en) | Buffer memory control system | |
EP0382342A3 (en) | Computer system dma transfer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKLA | Lapsed |