CA2050405A1 - Systeme de memorisation temporaire d'information comprenant une memoire tampon enregistrant des donnees structurees en blocs de donnees de longueur fixe ou variable - Google Patents

Systeme de memorisation temporaire d'information comprenant une memoire tampon enregistrant des donnees structurees en blocs de donnees de longueur fixe ou variable

Info

Publication number
CA2050405A1
CA2050405A1 CA2050405A CA2050405A CA2050405A1 CA 2050405 A1 CA2050405 A1 CA 2050405A1 CA 2050405 A CA2050405 A CA 2050405A CA 2050405 A CA2050405 A CA 2050405A CA 2050405 A1 CA2050405 A1 CA 2050405A1
Authority
CA
Canada
Prior art keywords
data blocks
outlet
data block
information storage
fixed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2050405A
Other languages
English (en)
Other versions
CA2050405C (fr
Inventor
Michel Henrion
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent NV
Original Assignee
Michel Henrion
Alcatel N.V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=9399999&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=CA2050405(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Michel Henrion, Alcatel N.V. filed Critical Michel Henrion
Publication of CA2050405A1 publication Critical patent/CA2050405A1/fr
Application granted granted Critical
Publication of CA2050405C publication Critical patent/CA2050405C/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/104—Asynchronous transfer mode [ATM] switching fabrics
    • H04L49/105—ATM switching elements
    • H04L49/108—ATM switching elements using shared central buffer
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5681—Buffer or queue management

Abstract

Le système de mémorisation temporaire d'information comprend une mémoire tampon enregistrant des données structurées en blocs de données de longueur fixe ou variable. Ce système mémorise des blocs de données comportant chacun un ou plusieurs éléments de données. Il comprend une pluralité de files d'attente servant à lier entre eux les blocs de données en vue de les fournir de façon sélective sur des sorties individuelles pouvant appartenir à des destinations distinctes et une logique de gestion de ces files d'attente. Il est prévu une file d'attente propre à chaque destination sortante. Une logique de gestion de files d'attente comprend des moyens de sélection de bloc de données (OSQRCL) intervenant lorsqu'à une sortie individuelle doit être affecté un bloc de données en attente, lesquels comportent des moyen (OQSC, OQPS, OQIC) identifiant une file d'attente d'une destination sortante à laquelle cette sortie appartient, en obtenant la désignation d'un bloc de données et affectant le bloc de données désigné à la sortie considérée (YJS) en initialisant le transfert de ce bloc de données vers cette sortie individuelle (NCO).
CA002050405A 1990-08-31 1991-08-30 Systeme de memorisation temporaire d'information comprenant une memoire tampon enregistrant des donnees structurees en blocs de donnees de longueur fixe ou variable Expired - Lifetime CA2050405C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9010877A FR2666472B1 (fr) 1990-08-31 1990-08-31 Systeme de memorisation temporaire d'information comprenant une memoire tampon enregistrant des donnees en blocs de donnees de longueur fixe ou variable.
FR9010877 1990-08-31

Publications (2)

Publication Number Publication Date
CA2050405A1 true CA2050405A1 (fr) 1992-03-01
CA2050405C CA2050405C (fr) 1995-07-11

Family

ID=9399999

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002050405A Expired - Lifetime CA2050405C (fr) 1990-08-31 1991-08-30 Systeme de memorisation temporaire d'information comprenant une memoire tampon enregistrant des donnees structurees en blocs de donnees de longueur fixe ou variable

Country Status (11)

Country Link
US (1) US5301192A (fr)
EP (1) EP0475161B1 (fr)
JP (1) JP3248929B2 (fr)
KR (1) KR100221160B1 (fr)
AT (1) ATE127644T1 (fr)
AU (1) AU636055B2 (fr)
CA (1) CA2050405C (fr)
DE (1) DE69112746T2 (fr)
ES (1) ES2077745T3 (fr)
FR (1) FR2666472B1 (fr)
RU (1) RU2138845C1 (fr)

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5459455A (en) * 1991-07-29 1995-10-17 Kabushiki Kaisha Toshiba Method and apparatus for data communication between transmission terminal and reception terminal of a network system
JP2596718B2 (ja) * 1993-12-21 1997-04-02 インターナショナル・ビジネス・マシーンズ・コーポレイション ネットワーク通信バッファを管理する方法
EP0685949A3 (fr) * 1994-06-03 2002-07-10 Philips Patentverwaltung GmbH Système de transmission de paquets
US5774745A (en) * 1995-03-31 1998-06-30 Cirrus Logic, Inc. Method and apparatus for writing and reading entries in an event status queue of a host memory
US5684797A (en) * 1995-04-05 1997-11-04 International Business Machines Corporation ATM cell multicasting method and apparatus
US5838915A (en) * 1995-06-21 1998-11-17 Cisco Technology, Inc. System for buffering data in the network having a linked list for each of said plurality of queues
US5832262A (en) * 1995-09-14 1998-11-03 Lockheed Martin Corporation Realtime hardware scheduler utilizing processor message passing and queue management cells
US6049546A (en) * 1996-10-15 2000-04-11 At&T Corporation System and method for performing switching in multipoint-to-multipoint multicasting
US5914956A (en) * 1997-02-03 1999-06-22 Williams; Joel R. Cache for improving the connection capacity of a communications switch
US5949784A (en) * 1997-05-01 1999-09-07 3Com Corporation Forwarding mechanism for multi-destination packets to minimize per packet scheduling overhead in a network forwarding engine
US6487202B1 (en) 1997-06-30 2002-11-26 Cisco Technology, Inc. Method and apparatus for maximizing memory throughput
KR100249498B1 (ko) * 1997-11-28 2000-03-15 정선종 분산 표본 혼화 장치의 병렬 처리기
US6683854B1 (en) * 1998-03-20 2004-01-27 International Business Machines Corporation System for checking data integrity in a high speed packet switching network node
US7382736B2 (en) * 1999-01-12 2008-06-03 Mcdata Corporation Method for scoring queued frames for selective transmission through a switch
US7031330B1 (en) * 1999-04-15 2006-04-18 Marconi Intellectual Property (Ringfence), Inc. Very wide memory TDM switching system
US6574231B1 (en) * 1999-05-21 2003-06-03 Advanced Micro Devices, Inc. Method and apparatus for queuing data frames in a network switch port
US7356030B2 (en) * 2000-11-17 2008-04-08 Foundry Networks, Inc. Network switch cross point
US7236490B2 (en) 2000-11-17 2007-06-26 Foundry Networks, Inc. Backplane interface adapter
US7596139B2 (en) 2000-11-17 2009-09-29 Foundry Networks, Inc. Backplane interface adapter with error control and redundant fabric
US7002980B1 (en) * 2000-12-19 2006-02-21 Chiaro Networks, Ltd. System and method for router queue and congestion management
US7203198B2 (en) * 2001-04-17 2007-04-10 Conexant, Inc. System and method for switching asynchronous transfer mode cells
US20040054877A1 (en) 2001-10-29 2004-03-18 Macy William W. Method and apparatus for shuffling data
US6985903B2 (en) 2002-01-25 2006-01-10 Qualcomm, Incorporated Method and system for storage and fast retrieval of digital terrain model elevations for use in positioning systems
US7266117B1 (en) 2002-05-06 2007-09-04 Foundry Networks, Inc. System architecture for very fast ethernet blade
US20120155466A1 (en) 2002-05-06 2012-06-21 Ian Edward Davis Method and apparatus for efficiently processing data packets in a computer network
US7187687B1 (en) * 2002-05-06 2007-03-06 Foundry Networks, Inc. Pipeline method and system for switching packets
US7649885B1 (en) 2002-05-06 2010-01-19 Foundry Networks, Inc. Network routing system for enhanced efficiency and monitoring capability
US7468975B1 (en) 2002-05-06 2008-12-23 Foundry Networks, Inc. Flexible method for processing data packets in a network routing system for enhanced efficiency and monitoring capability
US6901072B1 (en) 2003-05-15 2005-05-31 Foundry Networks, Inc. System and method for high speed packet transmission implementing dual transmit and receive pipelines
US7817659B2 (en) * 2004-03-26 2010-10-19 Foundry Networks, Llc Method and apparatus for aggregating input data streams
US8730961B1 (en) 2004-04-26 2014-05-20 Foundry Networks, Llc System and method for optimizing router lookup
JP2006115315A (ja) * 2004-10-15 2006-04-27 Fujitsu Ltd データ転送方法及びデータ転送装置
US7657703B1 (en) 2004-10-29 2010-02-02 Foundry Networks, Inc. Double density content addressable memory (CAM) lookup scheme
US8448162B2 (en) 2005-12-28 2013-05-21 Foundry Networks, Llc Hitless software upgrades
US20070288690A1 (en) * 2006-06-13 2007-12-13 Foundry Networks, Inc. High bandwidth, high capacity look-up table implementation in dynamic random access memory
US7903654B2 (en) * 2006-08-22 2011-03-08 Foundry Networks, Llc System and method for ECMP load sharing
US8238255B2 (en) 2006-11-22 2012-08-07 Foundry Networks, Llc Recovering from failures without impact on data traffic in a shared bus architecture
US7978614B2 (en) 2007-01-11 2011-07-12 Foundry Network, LLC Techniques for detecting non-receipt of fault detection protocol packets
US8037399B2 (en) 2007-07-18 2011-10-11 Foundry Networks, Llc Techniques for segmented CRC design in high speed networks
US8271859B2 (en) 2007-07-18 2012-09-18 Foundry Networks Llc Segmented CRC design in high speed networks
US8509236B2 (en) 2007-09-26 2013-08-13 Foundry Networks, Llc Techniques for selecting paths and/or trunk ports for forwarding traffic flows
US8190881B2 (en) 2007-10-15 2012-05-29 Foundry Networks Llc Scalable distributed web-based authentication
US8543743B2 (en) * 2009-01-27 2013-09-24 Microsoft Corporation Lock free queue
US8090901B2 (en) 2009-05-14 2012-01-03 Brocade Communications Systems, Inc. TCAM management approach that minimize movements
US8599850B2 (en) 2009-09-21 2013-12-03 Brocade Communications Systems, Inc. Provisioning single or multistage networks using ethernet service instances (ESIs)
RU2447594C2 (ru) * 2009-11-23 2012-04-10 Валов Сергей Геннадьевич Способ синхронной ассоциативной маршрутизации/коммутации
US8943330B2 (en) * 2011-05-10 2015-01-27 Qualcomm Incorporated Apparatus and method for hardware-based secure data processing using buffer memory address range rules
CN108141619B (zh) * 2015-10-19 2020-11-20 联发科技股份有限公司 管理已解码图像缓存器的方法及装置
EP3236101B1 (fr) 2016-04-20 2021-03-17 Ortlinghaus-Werke GmbH Accouplement

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4499576A (en) * 1982-08-13 1985-02-12 At&T Bell Laboratories Multiplexed first-in, first-out queues
FR2549673B1 (fr) * 1983-07-19 1989-06-30 Thomson Csf Mat Tel Commutateur elementaire pour autocommutateur utilisant une technique de multiplexage asynchrone
US4910731A (en) * 1987-07-15 1990-03-20 Hitachi, Ltd. Switching system and method of construction thereof
NZ225610A (en) * 1987-08-04 1991-05-28 Lesbar Pty Ltd Reciprocating housing sections impart orbital motion to pram
FR2625392B1 (fr) * 1987-12-24 1993-11-26 Quinquis Jean Paul Circuit de gestion de pointeurs d'ecriture de files tampons notamment pour commutateur temporel de paquets auto-acheminables
US5041971A (en) * 1988-11-30 1991-08-20 Bolt Beranek And Newman Inc. Memory accessing switch network
FR2656508A1 (fr) * 1990-01-04 1991-07-05 Oreille Albert Dispositif permettant le maintien des foulards ou echarpes de toutes natures.

Also Published As

Publication number Publication date
EP0475161A1 (fr) 1992-03-18
ES2077745T3 (es) 1995-12-01
KR100221160B1 (ko) 1999-09-15
CA2050405C (fr) 1995-07-11
FR2666472B1 (fr) 1992-10-16
ATE127644T1 (de) 1995-09-15
AU636055B2 (en) 1993-04-08
DE69112746D1 (de) 1995-10-12
EP0475161B1 (fr) 1995-09-06
JPH04245358A (ja) 1992-09-01
KR920005537A (ko) 1992-03-28
JP3248929B2 (ja) 2002-01-21
DE69112746T2 (de) 1996-03-28
US5301192A (en) 1994-04-05
RU2138845C1 (ru) 1999-09-27
FR2666472A1 (fr) 1992-03-06
AU8279991A (en) 1992-03-05

Similar Documents

Publication Publication Date Title
CA2050405A1 (fr) Systeme de memorisation temporaire d'information comprenant une memoire tampon enregistrant des donnees structurees en blocs de donnees de longueur fixe ou variable
AU637250B2 (en) Traffic shaping method and circuit
AU679758B2 (en) Buffer management
CA1292541C (fr) Systeme de commutation hybride de signaux a multiplexage temporel a memoire tampon optimisee
EP0299473B1 (fr) Système de commutation et son procédé de construction
EP1192753B1 (fr) Procede et appareil de commutation par paquets a memoire tampon partagee
JP4480845B2 (ja) メモリー幅の非常に広いｔｄｍスイッチシステム
GB2412537A (en) Data packet handling in computer or communication systems
EP0993680A4 (fr) Procede et appareil, dans un commutateur d'acheminement par paquets, permettant de regler l'acces a une memoire partagee a differentes vitesses de transmission de donnees
US5574885A (en) Modular buffer memory with separately controllable logical output queues for use in packet switched networks
CA2058816A1 (fr) Commutateur de memoire pour l'acheminement des signaux de donnees
AU669747B2 (en) A re-sequencing unit
SE9701185L (sv) Förfarande och anording för informationsöverföring
EP0918419A3 (fr) Commutateur ATM
EP0345891A1 (fr) Système de commutation pour commuter des données orientées paquet aussi bien que circuit
CN103827836A (zh) 存储数据的方法和装置
US5067124A (en) Packet switching network for a communication system
ATE480930T1 (de) Latenzmanagement für ein netzwerk
US4009349A (en) Switching station for PCM telecommunication system
EP0753951A3 (fr) Circuit pour générer des adresses dans un commutateur ATM
JP2001223742A (ja) 輻輳の場合におけるセルバッファ保護の方法および装置
CA2351020A1 (fr) Ameliorations destinees ou relatives a des dispositifs de commutation
MX9604242A (es) Circuitos, sistemas y metodos para proporcionar asignacion de recurso en un sistema de comunicaciones.
US20040190524A1 (en) Scheduler device for a system having asymmetrically-shared resources
JPH0345949B2 (fr)

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed
MKEC Expiry (correction)

Effective date: 20121202