CA1326719C - Ds3 to 28 vt1.5 sonet interface circuit - Google Patents
Ds3 to 28 vt1.5 sonet interface circuitInfo
- Publication number
- CA1326719C CA1326719C CA000601201A CA601201A CA1326719C CA 1326719 C CA1326719 C CA 1326719C CA 000601201 A CA000601201 A CA 000601201A CA 601201 A CA601201 A CA 601201A CA 1326719 C CA1326719 C CA 1326719C
- Authority
- CA
- Canada
- Prior art keywords
- digital signal
- sonet
- signal
- clock
- gapped
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
- H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S370/00—Multiplex communications
- Y10S370/901—Wide area network
- Y10S370/902—Packet switching
- Y10S370/903—Osi compliant network
- Y10S370/907—Synchronous optical network, SONET
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
Abstract
Title of the Invention: DS-3 to 28 VTl.5 SONET
INTERFACE CIRCUIT
Inventors: THOMAS E. MOORE
ABSTRACT
A DS-3 to 28 VTl.5 SONET Interface Circuit is shown, without using standard intermediate DS-2 and DS-1 Synchronizer Phase Lock Loops. The elimination of DS-2 and DS-1 Synchronizer Phase Lock Loops results in a significant reduction in cost and complexity of SONET
interface circuits for the existing asynchronous digital multiplex hierarchy.
INTERFACE CIRCUIT
Inventors: THOMAS E. MOORE
ABSTRACT
A DS-3 to 28 VTl.5 SONET Interface Circuit is shown, without using standard intermediate DS-2 and DS-1 Synchronizer Phase Lock Loops. The elimination of DS-2 and DS-1 Synchronizer Phase Lock Loops results in a significant reduction in cost and complexity of SONET
interface circuits for the existing asynchronous digital multiplex hierarchy.
Description
~32~7~ ~
FIELD OF INVENTION
-The present invention relates to a method and apparatus for a DS-3 to 28 VTl.5 SONET (Synchronous Optical Network) Circuit without DS~l and DS-2 Desynchronizer Phase Lock Loops.
BACKGROUND OF THE INVENTION
In the telecommunications industry a recent development known as the Synchronous Optical NETwork (SONET) is currently being standardized by the Exchange Ca.riers Standards Association (ECSA) and the International Telegraph and Telephone Consultative Committee (CCITT). SONET is a new optical interface specification with enough flexibility to transport many different types of payloads (i.e. voice, data, video, and new services). The currently proposed SONET standard contains specific requirements for mapping signals from the existing digital hierarchy to the new SONET standard.
The existing digital transmission hierarchy includes the following signals carriers and corresponding data rates:
DS-l at 1.544 Mb/s DS-2 at 6.312 Mb/s; and DS-3 at 44.736 Mb/s [American National Standard for Telecommunications, WDigital hierarchy electrical interfacesn, ANSI Doc.
Tl.102, August 1987]. The DS-l signal is the bâsic building block of the telecommunication transmission network. Twenty-four voice channels can be encoded into a each DS-l si~nal stream. The bit steams of smaller signal carriers can be fed into larger carriers. For example~
four DS-l signal carriers can be fed into one DS-2 carrier and 7 DS-2 Carriers can be fed into one DS-3 carrier.
~32~7~9 DS-l signals can be mapped into a standard SONET signal known as VTl.5 (1.728 Mb/s) through an established technique known as bit stuffing. Bit stuffing allows the slower rate DS-l signal to be accurately mapped into the higher rate SONET VT 1.5 signal. Efficient mappiny of DS-l signals into SONET is critical because DS-l transmission facilities represent a significant portion of the existing telecommunication transmission network. Circuits that provide the interface function between the existing multiplex hierarchy and SONET are currently being developed by telecommunications equipment manufacturers. One of the interfaces that will be introduced in the first generation of SONET based equipment is a DS-3 to 28 VTl.5 SONET circuit. In this circuit, a DS-3 signal is demultiplexed into 28 DS-l signals in two septs, DS-3 to DS-2 and DS-2 to DS-l, and each DS-l subsequently mapped into a VTl.5 signal as specified by the SONET standard ~American National Standard for Telecommunications, "Digital hierarchy optical interface rates and formats specification", ANSI
Doc. Tl.105, Sept. 1988]. The DS-3 to 28 VTl.5 SONET
circuit would be needed in all SONET-compatible multiplex and digital cross-connect systems equipment requiring VT
1.5 (i.e. DS-l ) visability.
At each demultiplexing step, prior art systems have required Synchronizer Phase Lock Loops (PLLs) to reduce jitter, and thus control signal degradation.
These PLLs increase the complexity of the DS-3 to 28 VTl.5 SONET interface circuit and thus increase the expense of manufacturing the circuit. The conventional understanding in the art ha~ been that removal of the Synchronizer PLLs increases the jitter resulting from the demultiplexing beyond the SONET standards.
~3~7~
The invention provides a method of demultiplexing and an apparatus for demultiplexing the digital signal carriers without synchronizer phase loops while meeting jitter standards, and in one aspect comprises a process for the mapping of a first digital signal carrier carrying a first digital signal to a second digital signal carrier comprising; demultiplexing the first digital signal to produce a second digital signal;
gapping the clock of the second digital signal carrier;
and writing the second digital signal to an elastic store using the gapped clock.
Further summary of the invention is found in the claims.
A DESCRIPTION OF THE FIGURES
There will now be described a preferred embodiment of the invention with reference to the figures by way of illustration, in which, Pigure 1 is a functional block diagram of a conventional DS-3 to SONET VTl.5 interface circuit; and Figure 2 is a ~unctional block diagram of a DS-3 to VTl.5 SONET interface circuit according to the invention.
DESCRIPTION OF THE PREFERRED EMBOD IMENTS
.... . . __ Conventional Method for DS-3 to 28 VTl.5 SONET Mapping The conventional design of a DS-3 to DS-l demultiplexee includes phase-lock loops (PLL) to desynchronize the DS-2 and DS-l signals. Desynchronizer PLLs control a timing noise phenomenon known as jitter.
~32671~
_ 5 [D.L. Duttweiler, "Waiting time jittern, Bell System Technical Journal, vol. 51, pp. 165-207, 1972.] (A) [The references marked in this disclosure by the letters (A), (B), (C), 5D) and (E) are each attached and marked as schedules (A), (B), (C), (D) and (E) respectively and form part of this disclosure.] If jitter is not controlled severe signal degradation can result.
A partial block diagram of the DS 3 to 28 VTl.5 SONET interface circuit using DS-l and DS-2 Desynchronizer PLLs is given in Figure 1. The DS-3 signal is first demultiplexed to DS-2 by the M32 De~ultiplex block and then to DS-l by the M21 Demultiplex block. M32 demultiplexers divide DS-3s into groups of 7 DS-2s M21 demultiplexers divide DS-2s into groups of 4 DS-ls.
Desynchronizer PLLs are employed at both the M32 and M21 stages to recover the timing of the DS-2 and DS-1 clocks respectively. The DS-l clock is fed into the Write Address Counter block which clocks ~he DS-l data into the elastic store block. The corresponding read address counter is timed by the VTl.5 multiplex control logic as specified by the DS-l to VTl.5 mapping format in the SONET
draft standard [American National Standard for Telecommunications, ~Digital hierarchy optical interface rates and formats specificationn, ANSI Doc. Tl.105, Sept.
1988]. The Phase Detect ~ Threshold Compare circuit block in Figure 1 is used to realize frame-synchronous stuff threshold crossing detections ~T.E. Moore, ~Effect of synchronizer stuff threshold crossing detection implementation on waiting time jitter", Conf. Proc. of 14th Biennial Symposium on Communications, Ringston, Canada, June 1988] (B). Read and write addresses of the Elastic Store block are co~pared in the Phase Detect ~
Threshold Compaze block to the current value of the stuff request threshold. A stuff request siqnal is generated when the threshold is exceeded. The threshold value is varied systematically by the Stuff Threshold Modulation 132~71 9 (STM) Waveform Generator block [W.D. Grover, T.~. Moore, and J.A. McEachern, "Waiting time jitter reduction by synchronizer stuff threshold modulation", Proc. IEEE
GLOBECOM '87, Tokyo, Japan, November 1987] (C). The STM
Waveform Generator block is required in all DS-l to VTl.5 synchronizer circuits in order to meet network DS-l jitter generation requirements [Bell Communications Research, ~Asynchronous digital multiplexer requirements and objectives~, Technical Reference TR-TSY-000009, Issue 1, May 1986]. Implementation details are provided in ~Threshold modulation for jitter reduction", J.A.
McEachern and T.E. Moore, ECSA Contribution TlXl.4/87-430, January 1987 (D).
The last block in the diagram, VTl.5 Multiplex Control Logic, shows the timing and insertion of DS-l data and SONET overhead bits to form a VT 1.5 signal. Once within SONET signals are switched and/or routed through various facilities.
The inventor has provided a method in which a DS-3 to 28 VTl.5 SONET interface circuit can be designed without employing intermediate DS-2 and DS 1 desynchronizer phase-lock loops (PLLs). Elimination of DS-2 and DS-l desynchroni~er PLLs results in a significant reduction in the cost and compexity of SONET interface circuits for the existing asynchronous digital multiplex hierarchy. For an all-digital interface design, a conservative estimate of 400 gates for each DS-l or DS-2 desynchronizer PLL implies an overall circuit reduction of 14,000 gates.
The viability of a DS-3 to SONET interface circuit with and without DS-l and DS-~ desynchronizer phase lock loops was demonstrated in software simulation models running on a Cyber 205 supercomputer. Two software models of back-to~back N13 multiplexing followed by 132~7~9 back-to-back DS-l to VTl.5 mapping were designed. The first model included intermediate DS-2 and DS-l desynchronizer PLLs while the second model did not.
Results of the analysis show the maximum absolute jitter remained below the DS-l jitter generation requirements for both models, demonstrating that the removal of intermediate DS-2 and DS-l desynchronizer PLLs is feasible. The modelling technique described above has been endorsed by the ECSA as a method for analyzing jitter performance of new payload mapping proposals for SONET.
[T.E. Moore, "Jitter analysis of asynchronous payload mappings~, ECSA Contribution TlXl.4/86-447, November 1986]
(E).
Figure 2 Figure 2 is a partial block diagram of a multiplex model for DS-3 to VT 1.5 mapping without desynchronizing phase locked loops (PLLs). System parameters are similar to Figure 1 with the exception that all DS-2 and DS-l phase locked loops are removed and that gapped clocks are used to write DS-2 and DS-l data to the M21 Demultiplexer block and the Elastic Store block respectively. The gapping function is carried out in the demultiplexers M32 and M21 as is well known in the art.
Description of a Gapped DS-2 Clock In a gapped DS-2 clock, the rising edge of each DS-2 clock pulse is timed by the rising edge of every 7th DS 3 clock pulse, after the DS-3 clock pulses corresponding to the DS-3 overhead bit positions are removed. Every 12th DS-2 clock edge is therefore delayed (gapped) by one DS-3 time-slot. In addition, a DS-2 clock pulse corresponding to a stuff bit (from M23 multiplexing) is removed from the gapped DS-2 clock resulting in a gap of seven DS~3 time-slots between two adjacent DS-2 clock edges in this case. The gapped DS-2 clock is used to 132~71~
write the DS-2 bits directly into the M21 Demultiplex block as indicated in Figure 2.
Description of a Gapped DS-l Clock The DS-l data are clocked using a gapped clock, derived from the gapped DS-2 clock, in a manner similar to that described in the previous paragraph. A
gapped DS-l clock is timed by the rising edge of every 4th rising edge of the gapped DS-2 clock, after the DS-2 overhead clock pulses have been removed. Every 12th DS7~1 clock pulse is therefore delayed (gapped) by one DS-2 time-slot. A gapped DS-l clock pulse corresponding to a M12 stuff bit is removed completely leaving a gap of four DS-2 time-slots for this case. This DS-l gapped clock will contain additional small gaps because the DS-2 clock used to derive yapped DS-l clocks consisted of gaps corresponding to the DS-3 overhead and M23 stuff bits.
The gapped DS-l clock is used to write the DS-l bits directly into the Elastic Store block as indicated in Figure 2.
; It will be understood that a preferred embodiment of the invention has been described here, and that immaterial modifications could be made to the invention, without departing from the spirit of the invention, and these are intended to be covered by the scope of the claims which follow.
FIELD OF INVENTION
-The present invention relates to a method and apparatus for a DS-3 to 28 VTl.5 SONET (Synchronous Optical Network) Circuit without DS~l and DS-2 Desynchronizer Phase Lock Loops.
BACKGROUND OF THE INVENTION
In the telecommunications industry a recent development known as the Synchronous Optical NETwork (SONET) is currently being standardized by the Exchange Ca.riers Standards Association (ECSA) and the International Telegraph and Telephone Consultative Committee (CCITT). SONET is a new optical interface specification with enough flexibility to transport many different types of payloads (i.e. voice, data, video, and new services). The currently proposed SONET standard contains specific requirements for mapping signals from the existing digital hierarchy to the new SONET standard.
The existing digital transmission hierarchy includes the following signals carriers and corresponding data rates:
DS-l at 1.544 Mb/s DS-2 at 6.312 Mb/s; and DS-3 at 44.736 Mb/s [American National Standard for Telecommunications, WDigital hierarchy electrical interfacesn, ANSI Doc.
Tl.102, August 1987]. The DS-l signal is the bâsic building block of the telecommunication transmission network. Twenty-four voice channels can be encoded into a each DS-l si~nal stream. The bit steams of smaller signal carriers can be fed into larger carriers. For example~
four DS-l signal carriers can be fed into one DS-2 carrier and 7 DS-2 Carriers can be fed into one DS-3 carrier.
~32~7~9 DS-l signals can be mapped into a standard SONET signal known as VTl.5 (1.728 Mb/s) through an established technique known as bit stuffing. Bit stuffing allows the slower rate DS-l signal to be accurately mapped into the higher rate SONET VT 1.5 signal. Efficient mappiny of DS-l signals into SONET is critical because DS-l transmission facilities represent a significant portion of the existing telecommunication transmission network. Circuits that provide the interface function between the existing multiplex hierarchy and SONET are currently being developed by telecommunications equipment manufacturers. One of the interfaces that will be introduced in the first generation of SONET based equipment is a DS-3 to 28 VTl.5 SONET circuit. In this circuit, a DS-3 signal is demultiplexed into 28 DS-l signals in two septs, DS-3 to DS-2 and DS-2 to DS-l, and each DS-l subsequently mapped into a VTl.5 signal as specified by the SONET standard ~American National Standard for Telecommunications, "Digital hierarchy optical interface rates and formats specification", ANSI
Doc. Tl.105, Sept. 1988]. The DS-3 to 28 VTl.5 SONET
circuit would be needed in all SONET-compatible multiplex and digital cross-connect systems equipment requiring VT
1.5 (i.e. DS-l ) visability.
At each demultiplexing step, prior art systems have required Synchronizer Phase Lock Loops (PLLs) to reduce jitter, and thus control signal degradation.
These PLLs increase the complexity of the DS-3 to 28 VTl.5 SONET interface circuit and thus increase the expense of manufacturing the circuit. The conventional understanding in the art ha~ been that removal of the Synchronizer PLLs increases the jitter resulting from the demultiplexing beyond the SONET standards.
~3~7~
The invention provides a method of demultiplexing and an apparatus for demultiplexing the digital signal carriers without synchronizer phase loops while meeting jitter standards, and in one aspect comprises a process for the mapping of a first digital signal carrier carrying a first digital signal to a second digital signal carrier comprising; demultiplexing the first digital signal to produce a second digital signal;
gapping the clock of the second digital signal carrier;
and writing the second digital signal to an elastic store using the gapped clock.
Further summary of the invention is found in the claims.
A DESCRIPTION OF THE FIGURES
There will now be described a preferred embodiment of the invention with reference to the figures by way of illustration, in which, Pigure 1 is a functional block diagram of a conventional DS-3 to SONET VTl.5 interface circuit; and Figure 2 is a ~unctional block diagram of a DS-3 to VTl.5 SONET interface circuit according to the invention.
DESCRIPTION OF THE PREFERRED EMBOD IMENTS
.... . . __ Conventional Method for DS-3 to 28 VTl.5 SONET Mapping The conventional design of a DS-3 to DS-l demultiplexee includes phase-lock loops (PLL) to desynchronize the DS-2 and DS-l signals. Desynchronizer PLLs control a timing noise phenomenon known as jitter.
~32671~
_ 5 [D.L. Duttweiler, "Waiting time jittern, Bell System Technical Journal, vol. 51, pp. 165-207, 1972.] (A) [The references marked in this disclosure by the letters (A), (B), (C), 5D) and (E) are each attached and marked as schedules (A), (B), (C), (D) and (E) respectively and form part of this disclosure.] If jitter is not controlled severe signal degradation can result.
A partial block diagram of the DS 3 to 28 VTl.5 SONET interface circuit using DS-l and DS-2 Desynchronizer PLLs is given in Figure 1. The DS-3 signal is first demultiplexed to DS-2 by the M32 De~ultiplex block and then to DS-l by the M21 Demultiplex block. M32 demultiplexers divide DS-3s into groups of 7 DS-2s M21 demultiplexers divide DS-2s into groups of 4 DS-ls.
Desynchronizer PLLs are employed at both the M32 and M21 stages to recover the timing of the DS-2 and DS-1 clocks respectively. The DS-l clock is fed into the Write Address Counter block which clocks ~he DS-l data into the elastic store block. The corresponding read address counter is timed by the VTl.5 multiplex control logic as specified by the DS-l to VTl.5 mapping format in the SONET
draft standard [American National Standard for Telecommunications, ~Digital hierarchy optical interface rates and formats specificationn, ANSI Doc. Tl.105, Sept.
1988]. The Phase Detect ~ Threshold Compare circuit block in Figure 1 is used to realize frame-synchronous stuff threshold crossing detections ~T.E. Moore, ~Effect of synchronizer stuff threshold crossing detection implementation on waiting time jitter", Conf. Proc. of 14th Biennial Symposium on Communications, Ringston, Canada, June 1988] (B). Read and write addresses of the Elastic Store block are co~pared in the Phase Detect ~
Threshold Compaze block to the current value of the stuff request threshold. A stuff request siqnal is generated when the threshold is exceeded. The threshold value is varied systematically by the Stuff Threshold Modulation 132~71 9 (STM) Waveform Generator block [W.D. Grover, T.~. Moore, and J.A. McEachern, "Waiting time jitter reduction by synchronizer stuff threshold modulation", Proc. IEEE
GLOBECOM '87, Tokyo, Japan, November 1987] (C). The STM
Waveform Generator block is required in all DS-l to VTl.5 synchronizer circuits in order to meet network DS-l jitter generation requirements [Bell Communications Research, ~Asynchronous digital multiplexer requirements and objectives~, Technical Reference TR-TSY-000009, Issue 1, May 1986]. Implementation details are provided in ~Threshold modulation for jitter reduction", J.A.
McEachern and T.E. Moore, ECSA Contribution TlXl.4/87-430, January 1987 (D).
The last block in the diagram, VTl.5 Multiplex Control Logic, shows the timing and insertion of DS-l data and SONET overhead bits to form a VT 1.5 signal. Once within SONET signals are switched and/or routed through various facilities.
The inventor has provided a method in which a DS-3 to 28 VTl.5 SONET interface circuit can be designed without employing intermediate DS-2 and DS 1 desynchronizer phase-lock loops (PLLs). Elimination of DS-2 and DS-l desynchroni~er PLLs results in a significant reduction in the cost and compexity of SONET interface circuits for the existing asynchronous digital multiplex hierarchy. For an all-digital interface design, a conservative estimate of 400 gates for each DS-l or DS-2 desynchronizer PLL implies an overall circuit reduction of 14,000 gates.
The viability of a DS-3 to SONET interface circuit with and without DS-l and DS-~ desynchronizer phase lock loops was demonstrated in software simulation models running on a Cyber 205 supercomputer. Two software models of back-to~back N13 multiplexing followed by 132~7~9 back-to-back DS-l to VTl.5 mapping were designed. The first model included intermediate DS-2 and DS-l desynchronizer PLLs while the second model did not.
Results of the analysis show the maximum absolute jitter remained below the DS-l jitter generation requirements for both models, demonstrating that the removal of intermediate DS-2 and DS-l desynchronizer PLLs is feasible. The modelling technique described above has been endorsed by the ECSA as a method for analyzing jitter performance of new payload mapping proposals for SONET.
[T.E. Moore, "Jitter analysis of asynchronous payload mappings~, ECSA Contribution TlXl.4/86-447, November 1986]
(E).
Figure 2 Figure 2 is a partial block diagram of a multiplex model for DS-3 to VT 1.5 mapping without desynchronizing phase locked loops (PLLs). System parameters are similar to Figure 1 with the exception that all DS-2 and DS-l phase locked loops are removed and that gapped clocks are used to write DS-2 and DS-l data to the M21 Demultiplexer block and the Elastic Store block respectively. The gapping function is carried out in the demultiplexers M32 and M21 as is well known in the art.
Description of a Gapped DS-2 Clock In a gapped DS-2 clock, the rising edge of each DS-2 clock pulse is timed by the rising edge of every 7th DS 3 clock pulse, after the DS-3 clock pulses corresponding to the DS-3 overhead bit positions are removed. Every 12th DS-2 clock edge is therefore delayed (gapped) by one DS-3 time-slot. In addition, a DS-2 clock pulse corresponding to a stuff bit (from M23 multiplexing) is removed from the gapped DS-2 clock resulting in a gap of seven DS~3 time-slots between two adjacent DS-2 clock edges in this case. The gapped DS-2 clock is used to 132~71~
write the DS-2 bits directly into the M21 Demultiplex block as indicated in Figure 2.
Description of a Gapped DS-l Clock The DS-l data are clocked using a gapped clock, derived from the gapped DS-2 clock, in a manner similar to that described in the previous paragraph. A
gapped DS-l clock is timed by the rising edge of every 4th rising edge of the gapped DS-2 clock, after the DS-2 overhead clock pulses have been removed. Every 12th DS7~1 clock pulse is therefore delayed (gapped) by one DS-2 time-slot. A gapped DS-l clock pulse corresponding to a M12 stuff bit is removed completely leaving a gap of four DS-2 time-slots for this case. This DS-l gapped clock will contain additional small gaps because the DS-2 clock used to derive yapped DS-l clocks consisted of gaps corresponding to the DS-3 overhead and M23 stuff bits.
The gapped DS-l clock is used to write the DS-l bits directly into the Elastic Store block as indicated in Figure 2.
; It will be understood that a preferred embodiment of the invention has been described here, and that immaterial modifications could be made to the invention, without departing from the spirit of the invention, and these are intended to be covered by the scope of the claims which follow.
Claims (4)
PROPERTY OR PRIVILEGE IS CLAIMED ARE DEFINED AS FOLLOWS:
1. A process for the mapping of a first digital signal carrier carrying a first multiplexed digital signal to a second digital signal carrier, the apparatus comprising:
demultiplexing the first digital signal to produce a second digital signal and to derive a gapped clock;
writing the second digital signal to an elastic store using the gapped clock; and reading the second digital signal from the elastic store.
demultiplexing the first digital signal to produce a second digital signal and to derive a gapped clock;
writing the second digital signal to an elastic store using the gapped clock; and reading the second digital signal from the elastic store.
2. The process of claim 1 in which the second digital signal is a SONET signal.
3. Apparatus for the mapping of a first digital signal carrier carrying a first digital signal to a second digital signal carrier comprising:
a demultiplexer for demultiplexing the first digital signal to produce a second digital signal;
gapping means for gapping the first digital signal carrier to derive a gapped clock;
writing means for writing the second digital signal to an elastic store using the gapped clock; and reading means for reading the second digital signal from the elastic store.
a demultiplexer for demultiplexing the first digital signal to produce a second digital signal;
gapping means for gapping the first digital signal carrier to derive a gapped clock;
writing means for writing the second digital signal to an elastic store using the gapped clock; and reading means for reading the second digital signal from the elastic store.
4. Apparatus for mapping a DS-3 digital signal to a SONET signal, the apparatus comprising:
a first demultiplexer for demultiplexing the DS-3 signal to generate a DS-2 signal and to generate a gapped DS-2 clock;
a second demultiplexer to demultiplex the DS-2 signal to generate a DS-1 signal and to generate a gapped DS-1 clock; and bit stuffing means for bit stuffing the DS-1 signal to create a SONET signal.
a first demultiplexer for demultiplexing the DS-3 signal to generate a DS-2 signal and to generate a gapped DS-2 clock;
a second demultiplexer to demultiplex the DS-2 signal to generate a DS-1 signal and to generate a gapped DS-1 clock; and bit stuffing means for bit stuffing the DS-1 signal to create a SONET signal.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CA000601201A CA1326719C (en) | 1989-05-30 | 1989-05-30 | Ds3 to 28 vt1.5 sonet interface circuit |
| US07/389,768 US5067126A (en) | 1989-05-30 | 1989-08-04 | Method and apparatus for mapping a digital signal carrier to another |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CA000601201A CA1326719C (en) | 1989-05-30 | 1989-05-30 | Ds3 to 28 vt1.5 sonet interface circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1326719C true CA1326719C (en) | 1994-02-01 |
Family
ID=4140127
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000601201A Expired - Fee Related CA1326719C (en) | 1989-05-30 | 1989-05-30 | Ds3 to 28 vt1.5 sonet interface circuit |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US5067126A (en) |
| CA (1) | CA1326719C (en) |
Families Citing this family (51)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5287360A (en) * | 1989-12-27 | 1994-02-15 | Alcatel Cit | Device for inserting information bits into a specific frame structure |
| JP2865782B2 (en) * | 1990-03-16 | 1999-03-08 | 富士通株式会社 | CODEC device for asynchronous transmission |
| DE4013317A1 (en) * | 1990-04-26 | 1990-08-23 | Ant Nachrichtentech | STAMPING METHOD FOR REDUCING THE WAITING PERIOD AND ARRANGEMENT FOR IMPLEMENTING THE METHOD |
| US5263057A (en) * | 1990-05-09 | 1993-11-16 | Ant Nachrichtentechnik Gmbh | Method of reducing waiting time jitter |
| US5111485A (en) * | 1990-05-18 | 1992-05-05 | Northern Telecom Limited | Method of and circuit for synchronizing data |
| US5276688A (en) * | 1990-06-09 | 1994-01-04 | U.S. Philips Corporation | Circuit arrangement for bit rate adjustment |
| CA2092291A1 (en) * | 1990-09-24 | 1992-03-25 | Steven G. Morton | Sonet signal generating apparatus and method |
| US5157655A (en) * | 1990-10-31 | 1992-10-20 | Transwitch Corp. | Apparatus for generating a ds-3 signal from the data component of an sts-1 payload signal |
| GB2253766B (en) * | 1991-03-15 | 1994-12-14 | Nec Corp | Method and circuit for demultiplexing digital signals capable of absorbing destuffing jitter |
| JPH05183530A (en) * | 1991-06-06 | 1993-07-23 | Fujitsu Ltd | Synchronization pay load pointer processing system |
| US5272703A (en) * | 1991-12-16 | 1993-12-21 | Alcatel Network Systems, Inc. | N-bit parallel input to variable-bit parallel output shift register |
| US5267236A (en) * | 1991-12-16 | 1993-11-30 | Alcatel Network Systems, Inc. | Asynchronous parallel data formatter |
| FI90486C (en) * | 1992-06-03 | 1999-08-11 | Nokia Telecommunications Oy | Method and apparatus for implementing elastic buffering in a synchronous digital communication system |
| FI90485C (en) * | 1992-06-03 | 1999-08-11 | Nokia Telecommunications Oy | A method for disassembling and forming pointer frame structures |
| FI90484C (en) * | 1992-06-03 | 1999-08-11 | Nokia Telecommunications Oy | Method and apparatus for monitoring the level of elastic buffer memory utilization in a synchronous digital communication system |
| US5402452A (en) * | 1992-08-25 | 1995-03-28 | Alcatel Network Systems, Inc. | Incremental phase smoothing desynchronizer and calculation apparatus |
| US5784377A (en) * | 1993-03-09 | 1998-07-21 | Hubbell Incorporated | Integrated digital loop carrier system with virtual tributary mapper circuit |
| US5534937A (en) * | 1994-04-14 | 1996-07-09 | Motorola, Inc. | Minimum-delay jitter smoothing device and method for packet video communications |
| US5548534A (en) * | 1994-07-08 | 1996-08-20 | Transwitch Corporation | Two stage clock dejitter circuit for regenerating an E4 telecommunications signal from the data component of an STS-3C signal |
| GB2303981A (en) * | 1995-07-29 | 1997-03-05 | Northern Telecom Ltd | Broadcast video desynchroniser |
| US5563891A (en) * | 1995-09-05 | 1996-10-08 | Industrial Technology Research Institute | Waiting time jitter reduction by synchronizer stuffing threshold modulation |
| US6373827B1 (en) | 1997-10-20 | 2002-04-16 | Wireless Facilities, Inc. | Wireless multimedia carrier system |
| US6266385B1 (en) | 1997-12-23 | 2001-07-24 | Wireless Facilities, Inc. | Elastic store for wireless communication systems |
| US6370158B1 (en) * | 1997-11-14 | 2002-04-09 | Wireless Facilities, Inc. | Wireless T/E Transceiver frame signaling subcontroller |
| US6205182B1 (en) * | 1998-02-25 | 2001-03-20 | Cisco Technology, Inc. | Encoding a clock signal and a data signal into a single signal for distribution in a signal forwarding device |
| JP2000031948A (en) * | 1998-07-13 | 2000-01-28 | Fujitsu Ltd | Clock transfer device |
| US6229863B1 (en) | 1998-11-02 | 2001-05-08 | Adc Telecommunications, Inc. | Reducing waiting time jitter |
| US6389036B1 (en) * | 1998-12-17 | 2002-05-14 | Harris Breedband Wireless Access, Inc. | Airlink transport container |
| US7002986B1 (en) * | 1999-07-08 | 2006-02-21 | Nortel Networks Limited | Mapping arbitrary signals into SONET |
| US6819725B1 (en) | 2000-08-21 | 2004-11-16 | Pmc-Sierra, Inc. | Jitter frequency shifting Δ-Σ modulated signal synchronization mapper |
| US7173551B2 (en) | 2000-12-21 | 2007-02-06 | Quellan, Inc. | Increasing data throughput in optical fiber transmission systems |
| US7307569B2 (en) | 2001-03-29 | 2007-12-11 | Quellan, Inc. | Increasing data throughput in optical fiber transmission systems |
| US7149256B2 (en) | 2001-03-29 | 2006-12-12 | Quellan, Inc. | Multilevel pulse position modulation for efficient fiber optic communication |
| IL158211A0 (en) | 2001-04-04 | 2004-05-12 | Quellan Inc | Method and system for decoding multilevel signals |
| WO2003071731A1 (en) | 2002-02-15 | 2003-08-28 | Quellan, Inc. | Multi-level signal clock recovery technique |
| WO2003077423A2 (en) | 2002-03-08 | 2003-09-18 | Quellan, Inc. | High speed analog-to-digital converter using a unique gray code having minimal bit transitions |
| WO2004008782A2 (en) | 2002-07-15 | 2004-01-22 | Quellan, Inc. | Adaptive noise filtering and equalization |
| US7349450B2 (en) * | 2002-08-12 | 2008-03-25 | Broadcom Corporation | Multi-stage high speed bit stream demultiplexer chip set having switchable master/slave relationship |
| US20040054772A1 (en) * | 2002-08-30 | 2004-03-18 | Muneyb Minhazuddin | Apparatus and method for determining network elements having reserved resources for voice traffic |
| WO2004045078A2 (en) | 2002-11-12 | 2004-05-27 | Quellan, Inc. | High-speed analog-to-digital conversion with improved robustness to timing uncertainty |
| US7298808B1 (en) | 2003-04-29 | 2007-11-20 | Pmc-Sierra, Inc. | Cascaded jitter frequency shifting Δ-Σ modulated signal synchronization mapper |
| US7804760B2 (en) | 2003-08-07 | 2010-09-28 | Quellan, Inc. | Method and system for signal emulation |
| US7050388B2 (en) | 2003-08-07 | 2006-05-23 | Quellan, Inc. | Method and system for crosstalk cancellation |
| JP4510832B2 (en) | 2003-11-17 | 2010-07-28 | ケラン インコーポレイテッド | Method and system for antenna interference cancellation |
| US7616700B2 (en) | 2003-12-22 | 2009-11-10 | Quellan, Inc. | Method and system for slicing a communication signal |
| US7522883B2 (en) | 2004-12-14 | 2009-04-21 | Quellan, Inc. | Method and system for reducing signal interference |
| US7725079B2 (en) | 2004-12-14 | 2010-05-25 | Quellan, Inc. | Method and system for automatic control in an interference cancellation device |
| US7593430B2 (en) * | 2005-07-28 | 2009-09-22 | Alcatel-Lucent Usa Inc. | Method and apparatus for generating virtual clock signals |
| US9252983B2 (en) | 2006-04-26 | 2016-02-02 | Intersil Americas LLC | Method and system for reducing radiated emissions from a communications channel |
| US8238349B2 (en) * | 2008-06-18 | 2012-08-07 | Altera Canada Co. | Method of accessing stored information in multi-framed data transmissions |
| US8681917B2 (en) | 2010-03-31 | 2014-03-25 | Andrew Llc | Synchronous transfer of streaming data in a distributed antenna system |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CA1262173A (en) * | 1986-05-29 | 1989-10-03 | James Angus Mceachern | Synchronization of asynchronous data signals |
| US4791652A (en) * | 1987-06-04 | 1988-12-13 | Northern Telecom Limited | Synchronization of asynchronous data signals |
| US4967405A (en) * | 1988-12-09 | 1990-10-30 | Transwitch Corporation | System for cross-connecting high speed digital SONET signals |
| US4928275A (en) * | 1989-05-26 | 1990-05-22 | Northern Telecom Limited | Synchronization of asynchronous data signals |
| US4961188A (en) * | 1989-09-07 | 1990-10-02 | Bell Communications Research, Inc. | Synchronous frequency encoding technique for clock timing recovery in a broadband network |
-
1989
- 1989-05-30 CA CA000601201A patent/CA1326719C/en not_active Expired - Fee Related
- 1989-08-04 US US07/389,768 patent/US5067126A/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US5067126A (en) | 1991-11-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1326719C (en) | Ds3 to 28 vt1.5 sonet interface circuit | |
| US5563891A (en) | Waiting time jitter reduction by synchronizer stuffing threshold modulation | |
| EP0788695B1 (en) | Method for disassembling and assembling frame structures containing pointers | |
| US5065396A (en) | Inverse multiplexer and demultiplexer techniques | |
| Bregni | A historical perspective on telecommunications network synchronization | |
| Bellamy | Digital network synchronization | |
| CN1255001A (en) | Communication system | |
| AU671453B2 (en) | Method and equipment for elastic buffering in a synchronous digital telecommunication system | |
| US5490142A (en) | VT group optical extension interface and VT group optical extension format method | |
| Klein et al. | Network synchronization-a challenge for SDH/SONET? | |
| JP3656140B2 (en) | Retiming structure of SDH data transmission system | |
| AU671279B2 (en) | Method and equipment for monitoring the fill rate of an elastic buffer memory in a synchronous digital telecommunication system | |
| US7630397B2 (en) | Efficient scalable implementation of VCAT/LCAS for SDH and PDH signals | |
| KR100284007B1 (en) | Demultiplexer between hierarchy unit group signal and DS1 signal in optical subscriber transmission device | |
| Moore et al. | Jitter analysis for DS-3 to SONET interface circuit with reduced complexity | |
| NZ253721A (en) | Time switching for hierarchical signals | |
| KR0152724B1 (en) | E1-ds3 multiplexing/demultiplexing device | |
| Teng et al. | Determination of buffer capacity for payload multiplexing in SDH systems | |
| KR100201328B1 (en) | Ds1 mapping circuit of sync multiplexing | |
| GAUTAM | DESIGN AND IMPLEMENTATION OF TIME SLICED/SHARED SDH TRIBUTARY POINTER PROCESSING AND ALIGNMENT, USING VHDL | |
| Sholander et al. | Methodology and results of synchronous digital hierarchy network payload jitter simulation | |
| Caballero | Installation and Maintenance of SDH/SONET, ATM, Xdsl, and Synchronization Networks | |
| KR100201332B1 (en) | A local loop back circuit of vc1 in synchronous multiplexer | |
| Yongming et al. | Asynchronous mapping of 2.048 Mbit/s tributary into SDH VC-12 | |
| Sholander et al. | Mapping wander in SONET/SDH fixed threshold and uniform pointer processors |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKLA | Lapsed |